Application of the cascaded multilevel inverter as a shunt active power filter by Massoud, Ahmed Mohammed
APPLICATION OF THE CASCADED 
MULTILEVEL INVERTER AS A SHUNT ACTIVE 
POWER FILTER 
AHMED MOHAMMED MASSOUD 
B. Sc., M. Sc. 
Thesis submitted for the Degree of Doctor of Philosophy 
Heriot-Watt University 
School of Engineering and Physical Sciences, 
September 2004 
This copy of the thesis has been supplied on condition that anyone who consults it is understood to 
recognise that the copyright rests with its author and that no quotation from the thesis and no information 
derived from it may be published without the prior consent of the author or of the University (as may be 
appropriate). 
Abstract 
The thesis addresses the application of the cascaded multilevel inverter as a shunt active 
power filter. The series connection of semiconductor devices and multilevel inverters 
are compared in terms of conduction and switching losses, total harmonic distortion and 
distortion factor of the phase and line voltages, and common mode voltage. A 
generalized approach is proposed for conduction loss calculation when using carrier 
based pulse width modulation techniques. Different techniques for controlling 
multilevel inverters are presented and evaluated. A generalized algorithm for multilevel 
space vector modulation is proposed that gives a fixed, fast execution time independent 
of the number of levels. Four novel techniques for multilevel inverter space vector 
modulation generation are assessed, viz., phase shifted, mapped phase shifted, hybrid, 
and mapped hybrid space vector modulation. Innovative predictive current control for 
the two-level shunt active power filter is proposed. The capacitor voltage control 
harmonic current extraction technique used for the two-level shunt active power filter is 
extended to the three-level shunt active power filter, which utilizes conventional 
multilevel space vector modulation and phase shifted space vector modulation. A novel 
capacitor voltage balancing technique is extended to the five-level shunt active power 
filter, which employs phase shifted and hybrid space vector modulation techniques. 
Simulation and experimental results validate the proposed modulation techniques. 
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Preface 
The thesis addresses the application of the multilevel inverter to shunt active power 
filtering. 
Chapter one introduces different multilevel inverter configurations. Chapter two introduces 
different modulation control techniques applicable to multilevel inverters. The multilevel 
inverter and the series connection of semiconductor devices are compared in high-voltage, 
high-power applications. The comparison includes conduction and switching losses, total 
harmonic distortion and distortion factor for the phase and line voltages, and the common 
mode voltage. The hardware and software systems are described in chapter four. Chapter 
five proposes a generalized algorithm for multilevel space vector modulation with a fast, 
fixed digital signal processor execution time, independent of the number of levels. The 
algorithm is a systematic numerical-based algorithm. Chapter six proposes new multilevel 
space vector modulation techniques, viz; phase shifted, mapped phase shifted, hybrid, and 
mapped hybrid space vector modulation. The active filter and harmonic current extraction 
techniques are reviewed in chapter seven. Chapter eight proposes innovative predictive 
current control for the two-level shunt active power filter. Chapter nine extends the 
capacitor voltage harmonic current extraction technique to the three-level inverter for two 
different multilevel space vector modulation techniques. Chapter ten presents a novel 
capacitor voltage balance technique which minimized the number of sensors, using two 
multilevel space vector modulation techniques. The general conclusions, the author's 
contribution, and future research are presented in chapter eleven. 
X 
Chapter 1 
Introduction 
Multilevel inverters belong to the inverter circuit family, where the output voltage is 
comprised of intermediate discrete voltage levels [1.1]. The purpose of these circuits is 
to generate a high-voltage waveform using lower voltage switching devices. Typically, 
series connected devices are switched sequentially, producing an output pattern which 
contains discrete predefined steps. Each switch blocks its normal operating voltage, but 
the total output voltage can be much higher. Apart from the increased voltage 
capability, another advantage of the circuit is a reduced output harmonic content for a 
particular switching frequency, when compared to a conventional two-level inverter 
[1.2]. The multilevel inverter is capable of pulse width and pulse amplitude modulation. 
The multilevel inverter concept [1.31 appeared in the early eighties [1.4] as an almost 
theoretical approach to overcome the limitations in voltage, power, and switching 
frequency imposed by power semiconductor devices. The neutral point clamped (NPC) 
inverter structure [1.5] was used in rail traction applications [1.61, [l. 7]. In such 
applications, the reduction of the harmonic content in the voltage and current outputs 
produced by inverters with 4.5 kV /3 kA GTO thyristor (gate turn-off thyristor), 
switched at relatively low frequency (200 to 300 Hz maximum), is of paramount 
importance. In addition, the multilevel structure reduces voltage stresses on 
semiconductor devices, permitting the direct connection of the inverter to the contact 
line in the case of a3 kV DC supply [1.81. 
The multilevel concept has been used in other applications. In [1.9] a non-conventional 
power inverter for plasma stabilization was presented, where the series connection of 
the H-bridge inverter was proposed as a way to build voltage waveforms characterized 
by any number of levels. This modular approach to inverter design was further studied 
[ 1.10], [ 1.11 ] and generalized for three-phase applications [ 1.12] . The extension of the 
NPC structure to the generation of any number of voltage levels first appeared in [1.13]. 
As with the two-level inverter, there are models for multilevel inverters [1.14], [1.15] 
and the performance of the multilevel inverter is discussed in [1.16]. 
As the IGBT (insulated gate bipolar transistor) developed and became capable of 
managing considerable power levels at a relatively high switching frequency 
[1.17], [ 1.1 S], the multilevel concept was rediscovered. Multilevel inverters are now 
being considered for applications such as active filtering, power system reactive 
1 
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power compensation [1.19], and large induction motor drives [1.20]. Multilevel 
inverters can be classified into different types as shown in figure (1.1) 
I converters 
Neutral point Sb 
clamped (NPC) 
Diode-clamped 
--- ____j 
Switch clamped 
Bi-diectional switch clamped 
Asymmetrical multi point clamped 
Dinrkk capacir- r ckamped 
Flying capacitors Cascaded Series stacked Generalized 
converters 
_ý . _. _.. _ 
multilevel j 
Normal casomfing 
Split neutral connection I 
Modified cascaded 
Modified triple cascaded 
JI 
Hybrid cascaded 
IJ , 1d itiitClintg r_ýnrcltei , -JI 
Figure 1.1. Classification of multilevel inverters 
1.1 Neutral point clamped multilevel inverter 
The neutral point clamped (NPC) inverter was introduced by Nabea et al. [1.5], and had 
a multilevel structure. The half-bridge version of the three-level NPC inverter provides 
three output voltage levels (± E and 0) where E is the constant voltage per level, whilst 
the full-bridge configuration can generate five output voltage levels (± 2E, ± E, and 0). 
The generalized multilevel structure, which can be arbitrary extended to any number of 
output voltage levels, as proposed by Choi et al. [1.21], can be considered as an 
extension of the three-level NPC inverter. This inverter has an inherent voltage- 
balancing problem which makes real power flow control difficult. An excessive number 
of clamping diodes is required when the number of levels is high. Also a high voltage 
rating is required for some of the blocking diodes [1.22]. Neutral point clamped [1.23]- 
[1.28] multilevel inverters can be classified into the following six categories, according 
to the inverter voltage clamping method. 
1 Diode-clamped inverter 
In the diode-clamped inverter, a single DC link series capacitor bank is used which is 
divided into sublevels as shown in figure (1.2). The switching devices are arranged in 
series. Diodes provide connection to the capacitor sublevels. The three-level diode 
clamped circuit or NPC circuit was the first multilevel circuit proposed [1.5]. The 
switching sequence connects the output to either the neutral point (midpoint of the 
capacitors), positive DC link, or negative DC link, as shown in figure (1.3). The two 
2 
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capacitors share equally the total DC link, provided that no mean current is drawn from 
the neutral point. Under normal operating conditions, equal power should be drawn 
from the upper and lower halves of the link, resulting in a zero mean current. 
Unfortunately, compliance is difficult and some form of control is needed to ensure that 
the capacitor voltages balance. 
4E 
e(a) 
Figure 1.2. Diode clamped 5-level inverter circuit diagram 
CI 
Phase(a) 
Vdc ± i. M. Vdc Phase (b) 
T C2 y 
Vdc 
Figure 1.3. Three level inverter feeding an induction motor 
The first simplest and the most used balancing method, uses n controllable switches 
each with a series resistance, in parallel to the capacitors. By chopping, the 
higher 
voltage is discharged and balance is obtained, however losses are 
increased. 
The second balancing method is to transfer the energy among the asymmetrical charged 
capacitors. Voltage control can be achieved by using non-dissipative circuitry, such as 
the buck-boost inverter proposed in [1.211. 
The third balancing solution is to vary the firing sequence by exploiting inverter 
sequence redundancies [1.29]. This approach minimizes the additional 
balance 
requirements but may increase the switching 
frequency of the power devices, which 
increases system losses. 
3 
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Since the control requirements are relatively simple, this circuit is of considerable 
interest for industrial drives (medium voltage GTO drives [1.301) and traction (IGBT 
drives [1.31]). 
The diode clamped circuit is theoretically expandable to m-levels as discussed in [1.21]. 
The next main configuration is the five-level inverter, as shown in figure (1.2). 
Switching of the devices will connect the output to any of the levels in the DC link. 
However analysing the power flow through the circuit shows that, whilst the neutral 
point should remain balanced, the upper and lower capacitor pairs cannot remain 
balanced whilst power is being drawn at the output. In order for the circuit to function in 
real applications, some form of active balancing must be employed to ensure that the 
capacitors remain correctly charged. Another difficulty is that although the IGBTs only 
need to block their normal operating voltage (E), the clamping diodes connecting each 
leg to the capacitor bank, may have to block voltages up to (3E). Series connection of 
diodes in order to meet this is possible, particularly if the devices can be matched 
correctly thereby avoiding the need for snubbers (i. e. use diodes from the same wafer). 
Increasing the number of levels beyond five becomes problematic, both in terms of 
capacitor balancing and clamping diode requirements. Furthermore, the isolation 
voltage of individual switches becomes important as the output voltage increases. It is 
therefore unlikely that practical drives will expand much beyond five levels using this 
structure. 
With increased use, still larger capacity inverters are expected. However since the 
capacities of switching devices are insufficient, certain techniques and controlling 
methods have been proposed for the parallel connection of NPC inverters as discussed 
in [1.32]-[1.35]. 
2 Switch-clamped inverter 
Clamping is achieved using switches as shown in figure (1.4a) instead of diodes as in 
the first inverter type. 
3 Bi-directional switch-clamped inverter 
The clamping is achieved using a bi-directional switch, as shown in figure (1.4b) 
4 Asymmetrical multipoint clamped inverter 
Consider the multi-point clamped (MPC) structure proposed in [1.1] and [1.13], 
represented in figure (1.5) for the case of a single-phase application, in a configuration 
with three DC link capacitors. 
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a) 
Figure 1.4. (a) Switch-clamped inverter and (b) Bi-directional switch-clamped 
This single-phase MPC inverter could be used on the AC side of electronic rail 
locomotives [1.361. If the central capacitance is half the outer capacitances, the DC link 
voltage is not equally shared among the three capacitors. That is 
C, =C3=2C2 
Phase 'a 
(1.1) 
Figure 1.5. Single-phase multi-point clamped inverter with three DC link capacitors 
The voltages across the capacitors are 
vcl Vc3 
4 
VDC' vc2 
2 
VDC (1.2) 
This is an initial condition that must be satisfied during inverter operation by using 
control circuitry and/or extra passive/active components. The central capacitors in MPC 
structures are subjected to charging and discharging phenomena that result in undesired 
voltage imbalance among the DC capacitors [1.291. The output terminals A and B can 
be connected to four DC levels (± 2 VDC, ±4 VDC) with respect to ground, shown as 0 in 
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figure (1.5), which means sixteen different switching sequences (some redundant) as 
shown in Table 1.1. Redundancy in switching sequences is a property of multilevel 
inverters that can be exploited to achieve some additional goals, such as switching 
optimisation [ 1.101 or voltage sharing among the DC link capacitors [ 1.29]. 
In this scheme, the switching sequence is exploited to achieve a greater number of 
levels in the AC voltage output waveforms. Table 1.1 shows nine line-to-line voltage 
levels (± VDc, ±4 VDC, ±2 VDc, ±4 VDC, and 0. ) 
Table 1.1. Relationship between line-to-line voltage, phase voltage, and switching sequences 
VAB VA0 VBO Sal and Sat and Sa3 and Sbl and Sb2 and Sb3 and 
X VDC X VDC X VDC Sa4 
"Sa5 
Sa6 
'sb4 
Sb5 Sb6 
-1 -2 2 0 0 0 1 1 1 
-3 _1 1 0 0 0 0 1 1 4 2 4 
-1 1 0 0 1 1 1 1 4 2 
_1 1 0 0 1 0 1 1 2 4 4 
-1 1 -1 0 0 0 0 0 1 4 2 4 
I 1 0 1 1 1 1 1 
4 2 
-1 -1 0 0 0 0 0 
0 
2 2 
_1 1 0 0 1 
0 0 1 
0 4 4 
1 1 0 1 1 0 1 1 4 4 
1 1 1 1 1 1 1 1 2 2 
1 _1 1 0 
0 1 0 0 0 
4 4 2 
1 1 1 1 1 0 1 1 2 4 
1 -1 -1 0 1 1 0 0 1 2 4 4 
3 1 
_1 0 1 1 0 0 0 4 4 2 
1 _1 1 
1 1 0 0 1 
2 4 
1 1 -1 1 
1 1 0 0 0 
2 2 
5 Mutually diode clamped inverter 
A five-level diode clamping inverter [1.37] is shown in figure (1.6). A total of eight 
switches and twelve diodes of equal voltage rating are used; the same as with the 
conventional diode clamping inverter with diodes in series [1.37]. Theoretically, this 
pyramid architecture can be extended to any level number. An m-level inverter leg 
requires (m-1) storage capacitors, 2(m- 1) switches, and (m-1)(m-2) clamping diodes. 
The following rules govern switching operation. 
i. At any instant, there must be M-1 neighbouring switches ON. 
6 
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ii. For each neighbouring switch, an outer switch can only be turned on when the 
inner switch is ON. 
iii. For each neighbouring switch, an inner switch can only be turned off when the 
outer switch is OFF. 
e(a; 
Figure 1.6. Structure of the diode clamping inverter (five-level) 
Since stray capacitance of an outer switch experiences one more discharge than the 
inner switch, among the blocking devices, the outer switch blocks the lowest voltage. 
The center device experiences the highest voltage stress. This same unequal blocking 
voltage distribution problem, arising from indirect clamping, also occurs with the 
conventional diode clamping inverter. The severity of the problem depends on the stray 
inductances of the structure. With proper bus-bar design, and in particular, appropriate 
positioning of an auxiliary clamp, the problem is minimized. Figure (1.7) shows a 
resistive auxiliary clamping network for the diode clamping inverter. 
From the analysis and experimentation presented in [1.37], the following conclusions 
are drawn regarding this inverter. 
i. The diode clamping inverter avoids the diodes series connection problem of the 
conventional diode clamping inverter. Not only are the main switches clamped 
by the clamping diodes, the clamping diodes are also mutually clamped. No 
large RC network is needed to deal with the voltage sharing problem among 
series connected diodes. 
ii. The unbalanced blocking voltage distribution problem resulting from indirect 
clamping, is expected to be reduced by adding an auxiliary clamping network. 
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The turn-on snubbering problem and the dc link imbalance problem are not 
resolved. This diode clamping inverter represents an improvement over the 
conventional structure and is expected to facilitate the practical application of 
this multilevel inverter to high power conversion. 
'(a) 
Figure 1.7. An auxiliary clamping network configuration for a diode clamping inverter 
6 Diode-capacitor clamped inverter 
Figure (1.8) shows one leg of the diode-capacitor clamped multilevel inverter structure 
[1.38]. It has the advantage of reducing the capacitor voltage imbalance and the over 
voltage across the inner switching devices. All the switching devices are independently 
connected to the divided capacitor voltages. The DC link voltage sources C1 to C41 
supply power to the load. 
1.2 Shifting output transformer multilevel inverter 
This technique for obtaining output voltage multilevel operation (from the load side 
point of view) involves summing the output of different inverters by means of a suitable 
phase shifting transformer [1.91]. A structure made of 30-degree phase shifted inverters 
and an output transformer is shown in figure (1.9). A five level output results when two 
inverters and a common supply E, (subsequently `level' refers to a phase output voltage) 
are used in conjunction with a delta/star and delta/zig-zag summing transformer. 
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(a) 
Figure 1.8. Diode-capacitor clamped multilevel inverter 
N2 
Figure 1.9. Output phase shifting transformer 
In this way, inherent harmonic elimination is obtained, i. e., the third, fifth, and seventh 
harmonics are neutralized by the transformer connection, while higher order harmonics 
are reduced by means of PWM switching techniques. The principle illustrated can be 
extended to incorporate multilevel inverters, by increasing the number of bridges and 
transformers. 
One recent major realization has been a 10 MW power conditioning system for battery 
energy storage applications. In this plant, multilevel operation is obtained by the series 
connection of (equivalent) single-phase inverters and transformers. The system is 
described as two equivalent leading and lagging 18 pulse stepped wave three-phase 
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inverters [1.41 ]. An additional advantage of the structure is that the transformer permits 
voltage matching and electrical isolation between the inverter and the load. 
However, the main problem of the phase shifting technique is the transformer. The 
transformer is a bulky element that has to be added, and even though it does not 
saturate, it is difficult to avoid saturation at low frequency operation when voltage 
boosting is required in AC drives applications. For these reasons, the main application 
of this kind of structure is for fixed frequency output (high power UPS, power 
conditioning systems for energy conversions, etc. ). High-power adjustable speed 
induction motor drives based on parallel-connected voltage source GTO thyristor 
inverters have been published. Instead of an output transformer, an interphase reactor is 
used to sum inverter output voltages [ 1.421. 
1.3 Flying capacitor multilevel inverter 
Another type of multilevel inverter is the flying capacitor inverter [1.43]-[1.46], as 
shown in figure (1.10). This multilevel circuit employs capacitors pre-charged to 4E, 
3E, 2E, and E (for a five-level inverter). The capacitors float with respect to earth 
(hence the term 'flying'), and are connected to the output using series connected 
semiconductor devices as illustrated in figure (1.10). The principle for single-phase 
operation is that the switches can be used to connect the capacitors directly to the 
output. Capacitor voltages must be carefully controlled, otherwise the quality of the 
output voltage will deteriorate, and more importantly the blocking voltage imposed on 
certain devices may increase beyond their rating. Assuming a sinusoidal output current 
with a zero mean, if the capacitance is sufficiently large, there will be only small 
capacitor voltages variations [1.47]. However, in a practical motor drive application, 
where low frequencies are generated, and transient operation is common, some form of 
additional voltage control will be required. It is possible to create an output voltage by 
series connection of the capacitors, allowing current to flow in the direction required for 
recharging. For example, the output voltage 3E can be created by, as shown in Table 
1.2. 
i. Turning on switches 1,2,4, and 6 (4E-2E+E), figure (1.11 a) 
ii. Turning on switches 1,3,4, and 7 (4E-3E+2E), figure (1.11 b) 
iii. Turning on switches 2,3,4, and 8 (3E), figure (1.11 c) 
iv. Turning on switches 1,2,3, and 5 (4E-E), figure (1.11 d) 
10 
Chapter 1: Introduction 
Table 1.2. Inverter states 
P. U. 
4E 
Sal 
(Sa8') 
Sa2 
(Sa7') 
Sa3 
(Sa6') 
Sa4 
(Sa5') 
0 0 0 0 0 
1/4 0 0 0 1 
1/4 0 0 1 0 
1/2 0 0 1 1 
1/4 0 1 0 0 
1/2 0 1 0 1 
1/i 0 1 1 0 
3/4 0 1 1 1 
1/4 1 0 0 0 
1/2 1 0 0 1 
1/2 1 0 1 0 
3/ 1 0 1 1 
1/2 1 1 0 0 
3/4 1 1 0 1 
3/4 1 1 1 0 
1 1 1 1 1 
4E 
; e(a) 
Figure 1.10. Flying capacitor multilevel inverter 
It can be appreciated that capacitor voltage control through switching pattern control 
becomes complex when the output is extended to three phases, and the real time 
processing requirement makes the system impractical. In addition, the capacitors need 
to be chargeed initially, a function that the basic circuit cannot inherently achieve. 
Additional circuitry is required. 
The advantages [1.22] of this inverter are: large amount of storage capacitance provides 
extra ride through capabilities during power outage, it offers switch combination 
redundancy for balancing the different voltage levels, and both real and reactive power 
flow can be controlled, making it a possible voltage source inverter candidate for high- 
11 
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voltage DC transmission. The disadvantages are: an excessive number of storage 
capacitors are required when the level number is high, high-level systems are more 
difficult to package, and they are more expensive because of the required bulky 
capacitors. Inverter control is complicated and the switching frequency and switching 
losses are high for real power transmission [ 1.39], [1.40]. 
4E 
3E 
(a) 
; c(a) 
4E 
4E 
; e(a) 
ce(a; 
(c) 3E 
Figure 1.11. Example of conduction paths to achieve a 3E output voltage 
1.4 Cascaded multilevel inverters 
The cascaded full-bridge inverter proposed by Marchesoni et al. [1.9] can be extended 
to an m-level output. However such a structure utilizes more isolated DC sources than 
the NPC inverter [1.48]-[1.51]. The cascaded multilevel inverter can be classified into 
the following six categories. 
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1 Normal cascaded multilevel inverter 
The cascaded multilevel inverter or (the isolated H bridge circuit (IHC)) is the simplest 
multilevel inverter [1.2], [l. 22]. As the name suggests, it uses familiar H-bridges 
connected in a series chain to generate the output pattern. A typical circuit is shown in 
figure (1.12). Each cell is capable of independently producing an output voltage of ±E 
or 0 in a chain of n cells, and the output voltage can vary between +nE to -nE, i. e., 
2n+1 levels. Each individual cell requires an isolated supply, which is the main 
limitation. The method used to generate the isolated supplies often depends on the 
application. For use on satellites [1.52], isolated DC supplies were available from solar 
cells. Advantages [1.22] are: it requires the least number of components among all 
multilevel inverters to achieve the same number of voltage levels, modularised circuit 
layout and packaging is possible because each level has the same structure, there are no 
extra clamping diodes or voltage balancing capacitors, and soft switching can be used in 
this structure to avoid bulky and lossy R-C-D snubbers. The disadvantage is the need 
for separate DC sources for real power conversion. 
Figure 1.12. Normal cascaded five-level inverter 
2 Split neutral 
The split neutral cascaded inverter is shown in figure (1.13). It is constructed by 
separating the machine windings and connecting the ends of each coil between two 
inverters [1.53]. The inverters are supplied by separate isolated DC sources. Referring 
to figure (1.13), using Kirchhoff's voltage law the machine voltage equations can be 
written as 
Vas =Valgl +Vglg2 -Va2g2 
ý1.3ý 
Vbs =Vblgl +Vglg2 - Vb2g2 
ý1.4ý 
vas =Vclgl +vglg2 -Vc2g2 
ý1.5ý 
13 
Chapter 1: Introduction 
Since both inverters are supplied from separate DC voltage sources, they can be thought 
of as independent nodes in a network and thus Kirchhoff's current law yields 
las +lbs +lcs =0 (1.6) 
It can be shown from the machine equations that the phase voltages sum to zero if the 
currents sum to zero. Given this fact, equations (1.3) to (1.5) can be added and the result 
can be solved for Vglg2, to yield 
Vgýg2 -3 (Va2g2 +Vb2g2 +vc2g2 -Valgl -Vblgl -Vclgl) 
ý1.7) 
Substituting equation (1.7) into equations (1.3) to (1.5), the machine voltages may be 
related to the phase to ground voltages as 
Vas 3 
(Valgl 
-Va2g2) 3(Vblgl -Vb2g2) 3(Vclgl -Vc2g2) `1.8) 
Vas 3 
(Vblgl 
-Vb2g2) 3 
(Valgl - Va2g2) 3 
(Vclg1 -Vc2g2ý 
(1.10 
Vas 
_ 3(Vclgl -Vc2g2ý 3(Valgl -Va2g2) 3(Vblg1 -Vb2g2ý 
Vas 
g2 
Figure 1.13. Cascaded inverter 
3 Modified cascaded multilevel voltage source inverter 
The basic structure of this inverter [ 1.54] is shown in figure (1.14), where every phase 
has n-full bridges and the voltage sources Ek and Ek_1 progressively 
decrease in value by 
a factor of three. Thus the level number is 2(3°+31 +----+3n-1)+1 = 
3n for an n full- 
bridge inverter. 
Figure (1.14) is an example of a9 level (n = 2) inverter. It is possible to obtain 
0, ±3E, 
±3E, ± E, and ±3E units of output voltage. The main cell switches experience a 
voltage of E and those of the auxiliary cell experience 
3 E. The output power of each 
full bridge is different, as E1 is charged when the output voltage is ±3E. This means 
that by controlling the output waveform carefully, the capacity requirements of 
E1 can 
14 
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be decreased. Thus Eo is called the main power source while the others are called 
assistant power sources. When the system operates at zero power factor, equal charging 
and discharging in a half cycle balances the assistant power source voltage. Therefore, 
in theory, such sources could be replaced by capacitors and in practice this indicates that 
the size of the assistant power transformer could be greatly decreased when the inverter 
is used to control reactive power. However the size and cost of the main power 
transformer remains a problem compared to diode clamped and flying capacitor 
multilevel inverters. 
E1 
Eo 
---'-i 
Figure 1.14. A nine-level (n = 2) inverter 
4 Modified triple cascade multilevel voltage source inverter 
A modified voltage source inverter topology [1.541 is shown in figure (1.15) for a 10 
level (n = 2) inverter. The three main full bridges are replaced by a conventional three- 
phase full bridge. Every phase has n-1 full bridges acting as assistant power sources. 
The level number of VAN, VBN, and VCN is (3(2)-2). It is possible to obtain ±6V, 
± IV, V, ±! V, V, ±6V, and ±! V V units for VAN, VBN, and VCN. Compared to the inverter 
in figure (1.14), only one transformer is needed for the main cell level. Thus the cost 
and size of the multi level inverter is decreased. Compared to diode clamped and flying 
capacitor multilevel inverters of the same level, the number of the power devices, size, 
and cost are decreased. 
Phase(a) Phase(b) Phase(c) 
1 
SaUL sa I SbJL Sb2JL Sc Scz 
-EI(3*2) 
FJOZ) rJ(3'Z) 
1 1ý1 Sa41 Sb3l Sb4ý 
I 
Sc3l Sc4 
Sb5 
Sa6Jr 4 Sb6Ir Sc6 
Figure 1.15. A modified ten level (n = 2) inverter 
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5 Hybrid switches cascaded multilevel inverter 
The inverter topology in figure (1.16) is called the hybrid inverter and is derived from 
the cascaded structure. The cascaded series inverters have different internal DC bus 
voltages, each using different switching devices (IGCTs and IGBTs) and are modulated 
differently [1.54], [1.55]. The advantages of the topology are a reduction in switch count 
(36 down to 24 for a seven level inverter) and more effective usage of the natural 
switching speed and voltage blocking characteristics of the different silicon switching 
devices. Furthermore because the number of full bridge inverters required is reduced, 
the design of the multi-winding transformer for the DC supplies is simplified. 
sa i saz 
+ 
2E 
SO Sa4 
SJ SaJ 
E 
L 
Sal Saj 
Phase(s) 
Figure 1.16. Structure of a seven-level hybrid inverter 
6 Hybrid switching inverter 
A study of the NPC and the cascaded multilevel configurations suggests that desirable 
features of the multilevel structure are: easy extension to an m-level output, fewer 
isolated DC sources, no voltage balancing problem, and a modular construction [1.57]. 
Such a structure can be obtained by using a NPC inverter as part of a full-bridge 
cascaded inverter. This multilevel structure is termed a hybrid multilevel switching 
inverter (HMSC), reflecting the fact that it is a combination of the NPC and the 
cascaded inverters. The simplest hybrid multilevel inverter structure is obtained by 
cascading two full-bridge NPC inverters as shown in figure (1.17). This results in nine 
output voltage levels, viz., (± 4E, ± 3E, ± 2E, ± E, and 0). The output current ripple is 
significantly reduced due to the reduced differential steps at the output. Of the 16 
switches available, 8 can be independently controlled to give the nine output voltage 
levels. Due to the availability of 8 independently controllable switches, more than one 
switching state results for a given output voltage level. Hence, the effective output 
switching frequency can be high even though individual device switching frequency is 
low. 
16 
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E 
E 
E 
E 
Figure 1.17. Hybrid multilevel inverter 
1.5 Series stacked multilevel inverter 
The series stacked topology uses a number of standard full-bridge inverters as shown in 
figure (1.18) for the two-cell series stacked case. Straight forward control and inherent 
balancing of the series stacked topology make it an ideal solution for high voltage 
applications. It is ideally suited for distributed control, because optimal control can be 
implemented with only local measurements and parameters [1.58]. The version in figure 
(1.18) consists of two standard full-bridge inverters with series stacked DC bus 
capacitor banks. The two inverter outputs are filtered and connected to identical 
transformer primaries. The total power rating of the inverter is equal to the sum of the 
power ratings of the individual full-bridge inverters. Although this topology requires an 
output transformer, there are a number of applications where this transformer forms an 
inherent part of the overall system. One such application is in series injection power 
quality equipment, where this topology has a number of advantages: 
i. It does not require extra components like clamping diodes or flying 
capacitors. It exploits the presence of the injection transformer; 
ii. It has excellent DC balancing properties; and 
iii. It makes use of standard full-bridge inverter building blocks that can be 
readily purchased. 
One key consideration when designing multilevel inverters is the balancing of the 
capacitor voltage. The balancing theory of two-cell inverters is discussed in detail in 
[1.59]. The balancing theory of the three-cell inverter is almost identical to that for the 
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two-cell case. The theory has not been extended to more than three cells. This topology 
is mainly applicable to applications on a supply (11 kV) where no input transformer is 
used. 
Phase(a) 
Figure 1.18. Series stacked multilevel inverter 
1.6 Generalized multilevel inverter 
The generalized multilevel inverter topology in figure (1.19) was presented by F. Z. 
Peng [1.60]. Existing multilevel inverters, such as diode-clamped and capacitor- 
clamped multilevel inverters, can be derived from this generalized inverter topology. 
Moreover, the generalized multilevel inverter topology provides a true multilevel 
structure that can balance each DC voltage level automatically, with any number of 
levels, whether performing active or reactive power conversion, without any assistance 
from auxiliary circuits. Thus in principle, it is a complete multilevel topology that 
embraces all existing multilevel inverters. From this generalized topology, several new 
multilevel inverter structures can be derived [1.60]. 
1.6.1 Operating principle 
Figure (1.19) shows the generalized multilevel inverter topology phase leg, where each 
switching device, diode, or capacitor voltage rating is E, i. e., (1/m-1) of the dc-link 
voltage. Any inverter with any number of levels including the conventional two level- 
inverter, can be obtained from the generalized topology. For example, the two-level 
inverter is the shaded circled in figure (1.19). The five-level circuit in figure (1.19) is 
used to explain the operating principle and analysis of the circuit. The switches Sp I to 
Sp4 and Snl to Sn4 and diodes Dpi to Dp4 and Dnl to Dn4 are the main devices used 
to produce the desired voltage waveforms. The remaining switches and diodes are for 
clamping and balancing capacitor voltages. All voltage levels are self-balanced through 
the clamping switches and clamping diodes. 
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C7 
C8 
C9 
t) 
CID 
Figure 1.19. Generalized inverter topology (one phase leg). 
For example, to obtain a voltage of E, there are four alternatives as in Table 1.3: 
i. Switches Spl, Sn2, Sn3, and Sn4 are on, figure (1.20a) 
ii. Switches Snl, Sp2, Sn3, and Sn4 are on, figure (1.20b) 
iii. Switches Snl, Sn2, Sp3, and Sn4 are on, figure (1.20c) 
iv. Switches Snl, Sn2, Sn3, and Sp4 are on, figure (1.20d) 
The following switching rules apply for voltage balance: 
i. each switch pole is an independent switching unit; 
ii. any adjacent switches of each switch pole are complementary, (i. e., if one is 
on the other is off and vice versa); and 
iii. if any switch' s state is determined or known, then the state of the other 
switches of the pole are automatically specified because of the 
complementary rule. 
For example in figure (1.20a), the hidden switches are off, therefore capacitors C1, C3, 
C6, and C lo are connected in parallel, as well as C2, C5, and C9. In 
figure (1.20b), 
capacitors C3, C6, and C 10 are connected in parallel, as well as C 1, C25 C5, and C9. Table 
1.3 summarizes the switching states to generate the voltage levels 0, E, 2E, 3E, and 4E. 
From Table 1.3 it can be seen that it is possible to obtain each voltage level by a 
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combination that can charge or discharge all capacitors. Appropriate use of these states 
will ensure capacitor voltage balance. Parts a to c of figure (1.21) indicate how the 
diode clamped, flying capacitor, and mutual diode clamped inverters can be derived 
from the generalized multilevel inverter. 
C7 TE ý-1 C7 -F,. 
C8 
C9 
C10 
(a) 
C7 
CS 
C9 
C10 
C8 
C9 
oeja) 
; e(a) 
C10 
Cl 
C8 
C9 
CIO 
(b) 
(c) (d) 
Figure 1.20. Switching state to balance capacitor voltages and to produce Vo =E 
e(a) 
; e(a) 
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Table 1.3. Switching states to produce VO = 0, E, 2E, 3E, and 4E voltage levels 
Output Capacitor path Switch states 
voltage S PI S2 S3 Sp4 
0 None 0 0 0 0 
E C1 1 0 0 0 
-C1+C2+C3 0 1 0 0 
-C3-C2+C 1+C5+C6 0 0 1 0 
-C6-C5-C4+C7+C8+C9+C 10 0 0 0 1 
2E C2+C3 1 1 0 0 
-C1+C4+C5+C6 0 1 1 0 
-C3-C2+C7+C8+C9+C 10 0 0 1 1 
C 1-C3-C2+C4+C5+C6 1 0 1 0 
C 1-C6-C5-C4+C7+C8+C9+C 10 1 0 0 1 
-C 1+C2+C3-C6-C5-C4+C7+C8+C9+C 10 0 1 0 1 
3E C4+C5+C6 1 1 1 0 
-C 1+C7+C8+C9 0 1 1 1 
C2+C3-C6-C5-C4+C7+C8+C9+C 10 1 1 0 1 
C 1-C3-C2+C7+C8+C9+C 10 1 0 1 1 
4E C7+C8+C9+C10 1 1 1 1 
*The capacitor path shows those capacitors that are connected to the output tor each switching state. 
shows that the capacitor is connected positively to the output and 
`-' shows that the capacitor is connected negatively. 
** `1' indicates on and `0' indicates off 
C7 
C8 
C9 
CIO 
(a) 
C7 
C8 
C9 
se(a) 
CIO 
(b) 
: e(a) 
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Cl 
C8 
C9 
e(a) 
C10 
(c) 
Figure 1.21. Generalized multilevel inverters: 
(a) diode clamped, (b) flying capacitor, and (c) mutual diode clamped 
1.7 Multilevel inverter applications 
The multilevel inverter has many advantages. It reduces the output total harmonic 
distortion due to the increase in voltage levels. Also, it has the ability to be used above 
the rated voltage of the semiconductor devices, avoiding the need to series connect 
devices. Due to these advantages, there are many applications for the multilevel 
inverter: 
  Static VAR compensation [1.19], [1.61]-[1.78]; 
  Active power filtering [1.79], [1.80]; 
  Drives [1.20], [1.28], [1.81]-[1.96]; 
" Traction [1.6], [1.7], [1.97]-[1.99]; 
  AC power supply applications [1.100]-[1.106]; 
  Power amplifiers [ 1.107], [1.108]; 
  DC transmission [1.109]; 
  Renewable energy systems [1.110]-[1.112]; 
  Unified power flow control (UPFC) [ 1.113], [1.114]; 
  Universal power conditioning [1.115], [1.116]; 
" AC/DC/AC inverters [1.117]; 
  Uninterruptible supplies (UPS) [1.118]; 
" X-Ray generators [1.119]; 
  Plasma stabilization [1.91; 
  Satellites [1.52]; and 
" Voltage dip compensation [1.120]. 
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Multilevel Modulation 
Multilevel inverters can be classified according to their output waveform control 
technique, namely stepped wave inverters or pulse width modulated (PWM) inverters. 
PWM inverters have gained popularity over stepped wave inverters due to their inherent 
advantages. In general PWM inverters should meet the following basic requirements 
[2.1]: 
i. The number and magnitude of lower order harmonics should be small; 
ii. Inverter weight, volume, and losses should be small; and 
iii. PWM techniques should be simple and easy to be implemented on-line. 
PWM techniques can be classified as single pulse PWM or multiple pulse PWM. Single 
pulse PWM inverters generate only one pulse per half-cycle [2.1]. Multiple pulse PWM 
inverters have inherent advantages over single pulse PWM inverters. Various PWM 
control schemes for multilevel inverters have been developed and analysed [2.2]-[2.18] 
so as to control the fundamental voltage and eliminate certain lower order output 
harmonics. With the multiple pulse PWM technique, the width of each pulse is 
controlled so as to eliminate lower order harmonics and control the fundamental voltage 
amplitude [2.1]. Multiple pulse PWM is pursued due to its advantages, and when used 
in conjunction with an inverter, the inverter is termed a PWM inverter. Figure (2.1) 
shows the different types of multilevel control techniques 
Control techniques of multilevel inverters 
Space vectorPWH1 Sigma-delta 
Modulating signal - 
Figure 2.1. Multilevel inverter control techniques 
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2.1 Medium power PWM voltage source inverter 
2.1.1 Features of the medium power PWM voltage source inverter 
Among the other competitor converters, the PWM VSI has the following features 
[2.19]: 
i. Good dynamic response compared to the load commutated inverter; 
ii. Ride through of supply voltage dips compared to matrix converters; and 
iii. Reduced cabling and transformer costs compared to cycloconverters. 
2.1.2 Harmonic distortion factors 
In most applications, varying the modulation index controls inverter output power. It is 
therefore important to investigate the quality of the various inverter waveforms for all 
modulation indices (linear and over modulation regions). Two harmonic distortion 
factors (DF) for first and second order AC filtering are defined, as well as total 
harmonic voltage distortion (THD). They are defined as follows: 
THD =1 JV2 2.1 ) 
nil 
V, 
DF1 =IVn2 (2.2) Vj 
nZ %2 
DF2 =1 
V2 (2.3) 
Vj 
n#1 n 
It should be noted that the factors are defined in such a way as to reflect actual levels of 
harmonic current distortion experienced in real applications. Such factors have been 
widely used to evaluate other PWM schemes [2.20], for instance, UPS systems employ 
a second order L-C filter between the inverter and the load. Such filters provide 
harmonic attenuation which is approximately inversely proportional to the square of the 
order of the harmonic, n. In motor applications, for instance, the respective 
leakage 
inductance provides first order attenuation of each harmonic by its respective order, n. 
Therefore the first distortion factor DF1 is applicable to AC motor drives. The second 
distortion factor DF2 is relevant to UPS inverter stages and for any other AC power 
supply that employs a second order filter. 
PWM techniques can be classified into open loop and closed loop. The open loop PWM 
techniques are considered in detail. 
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2.2 Open loop modulation 
For a three-phase multilevel inverter, suitable harmonic elimination techniques are 
described in [2.21]. In [2.22], a harmonic optimisation algorithm is proposed, and many 
pulse width modulation (PWM) techniques have been proposed in the technical 
literature [2.1]-[2.33]. Moreover, modulation techniques based on the space vector 
representation are widely used. This makes it possible to synthesize algorithms which 
are particularly suited for digital signal processor (DSP) implementation. Researchers 
have focused attention on the generalization of modulation algorithms and techniques 
for m-level inverters [2.29], [2.30], [2.32], [2.34]. Voltage vectors allow a precise 
modulation visualization for three phase inverters, and highlight the usefulness of DSP- 
based algorithms. Open loop modulation can be classified into: 
  Space vector (SVPWM); 
  Sigma delta (SDM); 
  Selective harmonic elimination (SHE); and 
  Sinusoidal PWM (SPWM). 
2.2.1 Space vector modulation 
Compared to sinusoidal triangular techniques, space vector PWM waveforms, as well as 
third harmonic injection, are shown to have advantages with respect to ease of 
generation, reduced motor losses, and motor current zero crossing distortion [2.35]. In 
multilevel inverters, space vector modulation (SVM) [2.36]-[2.53] identifies each 
switching state of the multilevel inverter as a point in the complex c -ß space. Then a 
reference phasor rotating in the a-13 plane at the fundamental frequency is sampled 
within each switching period, and the nearest three inverter switching states are selected 
with duty cycles calculated to achieve the same volt-second average as the sampled 
reference phasor. This directly controls the inverter line-to-line voltages, and 
implicitly 
develops the phase leg voltages. Recent work has shown how to do these calculations 
for a general m-level diode clamped inverter [2.52], but gives no 
insight into the optimal 
sequence of space vector states or the method's applicability to other multilevel 
inverter 
topologies. Previous work has shown that space vector and carrier modulation of two- 
level inverters produce identical space vector sequences despite their apparent 
differences [2.41 ]. 
Figure (2.2) shows the space vector diagram for a 3-level diode clamped system, where 
each digit of the space vector 
identifier represents the voltage level to which the A, B, 
and C phase legs are respectively switched. 
Note that some switch states are redundant 
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and create the same space vectors. The task of selecting the optimum set of space 
vectors for a given reference phasor was solved by Celanovic et al. [2.52]. The method 
uses a linear coordinate transformation and identified that the harmonic profile of the 
overall switched waveform is minimized when the nearest space vectors are used. 
However, this solution does not identify how to sequence or place these three nearest 
space vectors in the (half carrier equivalent) switching period so as to minimize the total 
number of switching transitions and fully optimise the harmonic profile of the output 
voltage. For a three-phase inverter, the minimum number of switch transitions in one 
switching cycle, under continuous modulation, is three (i. e. one per phase leg), so that 
the inverter cycles through 4 switched states in each switching period. At least the first 
and the last of these must be a redundant space vector state if only the three nearest 
space vectors are to be used (e. g. 101-201-211-212) 
022 200 
Figure 2.2. Space vector states for three-level NPC inverter 
2.2.2 Multilevel sigma delta modulation 
The technique of sigma delta modulation (SDM) has been employed successfully as a 
tool to synthesize voltage waveforms [2.54]-[2.63] in discrete pulse modulated systems 
such as a resonant DC link inverter. An SDM schematic for a conventional two level 
inverter is shown in figure (2.3a). V* represents the desired output voltage, V is the 
synthesized output voltage, and fs represents the system sampling frequency. SDM 
operates to equalize the integral of the continuous input demand and that of the discrete 
two-level output waveform. SDM can be extended to synthesize a multilevel waveform 
by replacing the binary quantizer in the forward path by an N-level quantizer, 
corresponding to the number of levels in the multilevel 
inverter, as shown in figure 
(2.3b). The multilevel sigma delta modulator (MLSDM) also operates to equalize 
integrals of the command and the output waveforms. Modulator design tasks involve the 
selection of integrator gain K and sampling frequency 
fs, to obtain high fidelity 
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waveform synthesis. A higher sampling frequency results in a higher bandwidth 
controller, which results in better performance. But the upper bound on the frequency is 
restricted by the switching capability of the inverter switches. Hence the choice of fS is 
dictated by power circuit considerations. 
Figure 2.3. Block diagram of: 
(a) two-level sigma delta modulator and (b) multilevel sigma delta modulator 
1fý 
N 
levels 
-1 
Figure 2.4. Static transfer characteristics of the normalized uniform multilevel quantizer 
2.2.3 Selective harmonic elimination modulation 
The generalized harmonic elimination technique to selectively eliminate harmonics 
generated by switching voltage waveforms was suggested in 1973 by Patel and Hoft 
[2.64], [2.65]. It has been widely used in two-level inverters [2.64]-[2.75] and multilevel 
inverters [2.76]-[2.79]. The technique suffers from the following disadvantages. 
  The initial guess is important in reducing the number of iterations for faster 
convergence. 
  The switching angles have to be stored with adequate resolution. The storage 
(memory) space, depends upon the number of harmonics to be eliminated, 
carrier to modulating frequency ratio, and the operating range of the 
fundamental 
  Due to the above reasons, the technique is mainly restricted to off-line use. On- 
line implementation is rather difficult though desirable in many applications. 
For the multilevel inverter, there are two different approaches. The first uses multiple 
pulses for each level to eliminate certain harmonics as 
discussed in [2.21]. The second 
uses only one pulse per half cycle as discussed in [2.80], assuming that the number of 
levels is high enough to eliminate the required number of harmonics. 
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2.2.4 Classification of PWM techniques 
PWM techniques can be classified, as shown in figure (2.5), according to: 
i. Sampling technique; 
ii. Carrier signal; and 
iii. Modulating signal. 
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Figure 2.5. Classification of PWM techniques 
i. Sampling techniques 
The sampling technique can be classified into: 
i. Carrier-based sampling and 
ii. Carrier-less sampling. 
(a) Carrier based sampling technique 
The sampling technique may be natural, symmetric regular sampled or asymmetric 
regular sampled [2.81], [2.82]. Figure (2.6) illustrates the influence that the sampling 
technique can have on the switched output waveform. The natural sampling technique 
[2.24] was the first widely accepted PWM technique where a triangular wave carrier 
signal is compared with a sinusoidal reference wave known as the modulating wave. 
The resultant intersection instants form the PWM control signal for the inverter where 
switching is performed on both carrier slopes. Hence, the pulse width varies at both 
edges, and the resulting process is called the double-edge natural sampling PWM. 
Generally, both the reference and the carrier waves are synchronized. The ratio of the 
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carrier to the modulating reference frequency determines the number of lower order 
harmonics to be eliminated or minimized. The carrier's peak amplitude is constant; 
whilst the modulating signal amplitude (and frequency) is varied so as to vary the 
inverter output terminal voltage. Regular sampled PWM holds the reference waveform 
fixed during a half or full carrier interval, (respectively termed asymmetrical and 
symmetrical sampling), to facilitate digital implementation. The sampling technique 
determines the position of the rising and falling edges of the switched pulses, thus 
influencing the spectra produced. Each of the above PWM variations has particular 
harmonic benefits. 
Natural sampled 
"----- Symmetrical regular sampled 
-"-"-"- Assymmetrical regular sampled 
Figure 2.6. Position of rising and falling edges resulting for three common sampling techniques 
(b) Carrierless sampling technique 
Carrierless sampling techniques can be classified into: 
  Uniform area sampling; 
  Sinusoidal area sampling; and 
  Optimal sampling. 
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(1) Uniform area sampling technique 
The uniform sampling technique [2.25]-[2.27] is based on the sample and hold 
principle, where the sampling points are fixed at every positive going peak, or 
sometimes, at every positive and negative peak of carrier frequency. The reference 
waveform is sampled and held or simulated analytically at every sampling point, then 
compared with the carrier to generate the PWM control signal. This technique is easy to 
implement on-line using a DSP or digital circuitry. 
The uniform area technique was developed for the neutral point clamped inverter, in 
which the area sampling is performed uniformly. Each pulse width of the PWM pattern 
is varied proportionally to the area covered by uniformly (evenly) divided segments of 
the sine wave being simulated [2.23]. The area of each uniformly divided segment 
(carrier period) is computed, and the pulse width during each carrier period is fixed 
proportional to the area under the segment. This process is repeated only up to 90 
degrees during the positive half cycle of the modulating signal. The rest of the PWM 
pulses are fixed by reversing the count from 90 to 180 degrees, counting up between 
180 and 270 degrees, and again down from 270 to 360 degrees. The uniform area 
sampling technique can be subdivided into symmetrical and asymmetrical. 
(2) Sinusoidally sampled PWM technique 
A number of PWM techniques were developed to realize an output sinewave voltage. 
The sinusoidally sampled area computation technique was designed to improve motor 
performance at relatively high frequency or to reduce the filter size for a three-phase, 
four-wire-system. 
The modulating sine wave is equally divided, i. e. all the reference points are equally 
separated, but with this technique, each reference point or segment is chosen in a 
sinusoidal fashion, as shown in figure (2.7a), (2.7b). There are two sampling types, 
symmetrical and asymmetrical sinusoidal sampling. 
(3) Optimal PWM technique 
The optimal PWM switching technique [2.28] can be generated depending on certain 
performance criteria, which may eliminate certain harmonics. The patterns 
have to be 
stored in memory in the form of a look-up table 
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Figure 2.7. (a) Symmetric sinusoidally sampled PWM technique 
(b) Asymmetric sinusoidally sampled PWM technique 
ii. Carrier signal 
Sinusoidal PWM can be classified according to the carrier: 
  Multi-carrier fixed frequency band 
  Multi-carrier variable frequency band 
This section only explains fixed frequency band PWM, and multi-carrier fixed 
frequency band PWM is referred to as a multi-carrier PWM technique. Fixed frequency 
band carrier can be classified into: 
  Phase disposition (PD); 
  Phase opposition disposition (POD); 
  Alternative phase opposition disposition (APOD); 
  Phase shift (PS); 
  Hybrid (H); and 
  Superimposed carrier (SIC). 
Multi-carrier PWM techniques 
Multi-carrier PWM techniques entail the natural sampling of a single modulation or 
reference waveform, typically sinusoidal, with carrier signals, typically triangular 
waveforms [2.83]. They can be categorized as follows: 
1. Carrier disposition methods where the reference is sampled through a number of 
carrier waveforms displaced by contiguous increments of the reference 
waveform amplitude (PD, POD, APOD) 
2. The sub-harmonic PWM method with multiple carriers phase shifted (PS) 
3. The hybrid carrier disposition method incorporates carriers displaced in time, 
where a reference is sampled through a combination of the aforementioned 
techniques (H). 
4. The superimposed carrier technique (SIC) 
For each technique the following parameters introduce a degree of freedom: 
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  The frequency modulation index, mf, with mf = ff/fo, where ff is the triangle 
frequency and fo is the modulating frequency. 
  The amplitude modulation index, ma, with ma defined for each modulation 
technique in Table 2.1, where Ao is the modulating signal amplitude and A, pp is the 
carrier peak to peak value 
  The angle of displacement, t, between the modulating signal (sinusoidal) and the 
first positive slope of the triangular carrier signal 
Table 2.1. Definition of amplitude modulation indices for various multi-carrier 
modulation techniques 
APOD PD POD H PS SIC 
ma Ao Ao Ao Ao 2 AO Ao 
m-1A 
2 cpp 
m-1A 
2 cpp 
m-1A 
2 cpp 
Acpp Acpp 'n-1A 
2 cpp 
Multi-carrier modulation techniques are used with fixed and variable frequency bands, 
where the carrier frequency is fixed or variable. Carrier frequency modulation, as in 
[2.84], is when the carrier frequency is variable. Variable frequency carrier bands have 
some advantages, such as balancing the active switching among the levels as in [2.85]. 
Here, only fixed frequency band PWM is considered. 
(1) Alternative phase opposition disposition (APOD) 
This technique requires each of the (m-1) carrier waveforms, for an m level phase 
waveform, to be phase displaced from another by 180 degree alternatively, as shown in 
figure (2.8a). 
(2) Phase disposition (PD) 
This technique is similar to APOD, except the carriers are in phase as shown in figure 
(2.8b). 
(3) Phase opposition dispositions (POD) 
The carrier waveforms are all in phase above and 
below the zero reference value, 
however there is a 180 degree phase shift between those above and those below zero, as 
shown in figure (2.8c). 
(4) Hybrid (H) 
This technique combines the previous dispositions technique and the phase shifted 
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multi-carrier PWM technique. Two bands are used for modulation, however, each time 
the level of the inverter is increased, more triangular carriers are introduced and phase 
shifted accordingly, as shown in figure (2.8d). The two carriers above zero have the 
same peak-to-peak value and the same frequency f, however, there is a phase shift of 
180 degree between them. The same principle is applied for the two carriers below zero. 
(5) Phase shifted (PS) 
This technique employs a number of carriers, all of which are appropriately phase 
shifted. The harmonics are positioned as sidebands around (m-1)fß and the higher the 
number of inverter levels, the wider the gap between the fundamental and the first 
significant harmonics as shown in figure (2.8e). 
(6) Super imposed carrier (SIC) 
Figure (2.8f) illustrates the carrier modulation method. This technique [2.86] uses only 
one carrier source. The carrier signal is super imposed on the modulating signal. The 
carrier signal has the same peak-to-peak value as in the PD, POD, and APOD methods. 
The modulating signal with the super imposed carrier signal is compared with m-1 
constant levels. Each level is the average value at each carrier signal, as in the PD, POD, 
and APOD methods. 
iii. Modulating signal 
Sinusoidal PWM can be classified according to the modulating signal: 
  Sinusoidal PWM 
  Third harmonic injection 
  Dead band 
  Modulating signal for low modulation index 
(1) Sinusoidal PWM (S-PWM): 
In the sinusoidal PWM technique, the modulating signal is a sinusoidal waveform as 
shown in figure (2.9a). 
(2) Third harmonic injection (THI-PWM) 
A method to improve the gain of the pulse width modulator 
is to inject a third harmonic 
(THI-PWM I't and 3rd) [2.87]-[2.90]. This technique is derived 
from conventional 
sinusoidal PWM with the addition of a 
17% third harmonic component to the sine 
reference waveform. The hardware implementation of 
this technique is straightforward. 
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It should be noted that the 15% increase in gain over the conventional S-PWM 
technique is achieved at the expense of introducing third harmonics on the line to 
neutral waveforms. However for a balanced load with a floating neutral point, third 
harmonic current cannot flow and therefore third harmonic voltages are not present on 
the line-to-line waveforms [2.87]. 
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Based on the same idea, an alternative pattern is the (THI-PWM 1s`, 3rd, and 9`1)[2.91]. 
This technique is a variation of the previously presented (THI-PWM 1st, and 3rd). In 
particular, an addition harmonic component, a multiple of 3 is also injected in the 
reference waveform. 
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Although, the above mentioned switching patterns for PWM inverters provide increased 
gain compared with the conventional S-PWM technique, they also imply the reference 
or modulating waveforms have to be continuous regardless of their shape. As a result 
they do not provide any reduction in switching frequency compared with the S-PWM. 
However there exists PWM techniques which provide increased gain similar to the 
previous ones but also a reduction in the switching frequency since switching elements 
are kept inactive for a specified time interval [2.87]. For third harmonic injection PWM, 
shown in figure (2.9b), the reference waveform is defined as 
f(c)o t) =1.1 Sma sin (wt) + 0.19ma sin (3wt) 0<_ wt <_ 2ir (2.4) 
This method is called, switching frequency optimal PWM. Steink proposed [2.92] a 
carrier based method termed, switching frequency optimal PWM (SFO-PWM) which is 
similar to Carrara's method except that a zero sequence component (triple harmonic) is 
added to the modulating waveform. This method takes the instantaneous average of the 
maximum and minimum of the reference voltage (VQ*, Vb*, Vc) and subtracts this 
average from each of the individual reference voltages to obtain the modulation 
waveform [2.93], that is 
max(V,, , Vb , Vc*) + min(Va , Vb , 
Vc) (2.5) 
Voffset 
2 
** VaSFO Va 
- offset 
*= VbSFO Vb* - Voffset (2.6) 
** VcSFO Vc - 
Voffset 
Voffset can be expressed as 
VofSet = (1- 2ko) + ko max(Va Vb , V* )+ 
(1- ko) min(V,, , Vb V, ) 
(2.7) 
If ko = 0.5 then the technique gives THI-PWM 
(3) Dead band PWM (DB-PWM) 
Since the load neutral point is floating, on an instantaneous basis, keeping one inverter 
leg inactive does not result in loss of controllability of any of the three output line 
currents [2.94]. Control of the inverter phases can be relaxed to achieve a 
lower 
switching frequency by avoiding intersections for specified time 
intervals. This can be 
done either by modifying the modulating waveform or the carrier waveform [2.87]. 
One technique that belongs to the first case (when the carrier waveform is modified to 
avoid intersections) is known as modified sinusoidal 
PWM [2.911. This technique 
however results in a more complex hardware implementation. A similar technique has 
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also been proposed in [2.95], which needs to regulate the inverter DC bus voltage in 
order to get variable output voltage, since only 240 of 360 degrees are modulated [2.87]. 
The second case introduces a modified reference waveform, which results in a dead 
band totalling of 360 degrees for a three-phase inverter. Examples of such dead band 
PWM switching patterns are presented in [2.96], [2.97]. Dead band modulating 
waveforms are based on the fact that any function phase shifted by 120 degrees can 
produce a sinusoidal waveform if and only if it is comprised of sextants of a balanced 
three-phase system of sinusoidal waveforms [2.87]. 
Increased output to input voltage ratios are realized. However minimization of 
switching loss results [2.94], the output ripple current is increased. In equation (2.11), if 
k0 is a square wave, dead banding occurs as shown in figure (2.11 c). 
1.5 
1 
° 0.5 
4 
-0.5 
-1 
-1.5ý 0.005 0.01 0.015 
Time (s) 
(a) 
1.5 
I 
Z 0.5 
0 
b 7 
C 
-0.5 
-1 
0.02 
1. _` 
i 
0.5 
N0 
-1 
-1.5o 0.005 0.01 
Time (s) 
(b) 
0.015 0.0 
1.5 i00.005 
0.01 0.015 0.02 
Time (s) 
(C) 
Figure 2.9. Different modulating signals for multilevel voltage source inverter: 
(a) S-PWM, (b) THI-PWM, and (c) DB-PWM 
2.2.5 Evaluation of open loop PWM techniques 
In this section, a comparison between S-PWM, THI-PWM, and DB-PWM modulated 
signals for a 5-level inverter, is performed. The carrier and modulating signal 
frequencies are 3 kHz and 50 Hz respectively. For the S-PWM technique, figures 
(2.10a) and (2.10b) show the total harmonic distortion (THD) for the phase and line 
voltages respectively. Figures (2.11a) and (2.11b) show the distortion factor (DF) for 
the phase and line voltages respectively. From figures (2.10) and (2.11), it is concluded 
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that SIC and PD have the lowest line voltage THD, while PS has the lowest phase and 
line voltage DF. 
For the THI-PWM technique, figures (2.12a) and (2.12b) show the THD for the phase 
and line voltages respectively. Similarly, figures (2.13a) and (2.13b) show the DF. From 
figures (2.12) and (2.13) it is concluded that SIC and PD have the lowest line voltage 
THD, while PS has the lowest line voltage DF. 
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For the DB-PWM technique, figures (2.14a) and (2.14b) show the THD for the phase 
and line voltages respectively and figures (2.15a) and (2.15b) show the corresponding 
DF. From figures (2.14) and (2.15), PS has the lowest line voltage DF. Note that the 
switching frequency of the PS and H techniques is four and two times, respectively, that 
of the PD, POD, APOD, and SIC techniques. For DB-PWM the switching frequency is 
two thirds that of S-PWM and THI-PWM, for the same carrier technique. 
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A comparison between the different modulating signals in sinusoidal PWM (S-PWM, 
THI-PWM, and DB-PWM), space vector modulation (SVM), and sigma-delta 
modulation (SDM) is performed for a 3-level inverter at a switching frequency of 3 kHz 
using the PD carrier technique. Note that, the value of integrator gain and sampling 
frequency in SDM is adjusted to give approximately the same switching frequency as 
with the other techniques. 
From figure (2.16a), SVM and THI-PWM have the lowest line voltage THD and DF at 
high modulation indices. Also SVM, THI-PWM, and DB-PWM give a higher 
fundamental component, for the same modulation index, as shown in figure (2.17a) 
From figure (2.17b), SDM introduces the highest harmonics r. m. s. 
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It can be concluded that, when the switching loss and the line voltage THD are 
considered with the same switching cycle, SIC and PD are the best choice because of 
the asymmetry around the time axis introduced by both carrier techniques, which in turn 
improves the harmonic spectrum of the line voltage waveform. SIC and PD have the 
same performance because they are represented by one carrier 
but with different shifts. 
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THI-PWM, SVM, DB-PWM 
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At high modulation indices, SVM and THI-PWM introduce the lowest line voltage 
THD and DF. The gain of the inverter is increased when using THI-PWM and SVM, 
but a third order harmonic is present in the phase voltage, which may cause serious 
problems when the load neutral point is grounded. Although reducing the switching 
frequency, DB-PWM introduces lower order harmonics in the phase voltage, which has 
the same effect as in THI-PWM when the load neutral point is grounded. 
2.3 Closed loop modulation 
The open loop modulation techniques described in the previous subsections can be 
utilized in a closed loop by means of suitable feedback. However there exist some 
techniques, which appear to be substantially different, where the modulation and control 
processes are not separated [2.34]. For instance, in the case of an AC motor drive using 
field orientation ideal impressed stator current offers substantial advantages, in that the 
stator dynamics can be eliminated. To this end, current controlled VSI can be usefully 
used. 
Given the modulation techniques to be considered in this thesis are open loop, no 
specific closed loop modulation methods are considered. Figure (2.18) provides 
reference information on the various closed loop modulation methods. 
Closed loop (current Controller) 
__ , 
Hysteresis Linear 
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Figure 2.18. Closed loop current control techniques 
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Multilevel and Series Device Connected Inverters 
In this chapter a detailed quantitative comparison between two competing high voltage 
inverter technologies is performed, namely series connection of power devices versus 
multilevel inverters. The comparison is based on inverter losses (conduction and 
switching), total harmonic distortion, and distortion factor for the output phase and line 
voltages, at different modulation frequency ratios. A new method is presented for 
conduction loss calculation for cascaded multilevel inverters which uses carrier-based 
pulse width modulation. 
3.1 Multilevel and device series connected inverters 
High-voltage power inverter applications, such as utility active filters, require the use of 
power electronic circuits that can operate at supply voltages greater than the ratings of 
the individual power devices. Extending semiconductor power switching device 
voltages beyond their ratings is a technological bottleneck. Two principal approaches 
exist to overcome this problem; viz., series connection of semiconductor power devices 
and multilevel inverter operation. In the former case, a single high-voltage switch is 
synthesised by the series connection of multiple semiconductor devices. In the latter 
case, multilevel inverters achieve high-voltage switching by means of a series of voltage 
steps, each of which lies within the rating of the individual power devices. Of the three 
basic multilevel inverters, for this comparison, the cascaded multilevel inverter is 
considered because of the advantages mentioned in chapter one and section 3.3. 
3.2 Series connection of semiconductor power switching devices 
Series connection of devices is an established technique that was initially used to 
produce high-voltage stacks of GTO or thyristor devices. Series operation faces 
problems of unbalanced static and dynamic voltage sharing, due to the spread of device 
characteristics and/or mismatch of drive circuits. The problem of static voltage sharing 
may be solved by the use of parallel connected, series resistor networks whilst 
dynamic 
sharing requires the use of passive capacitive snubber networks. 
Such snubber networks 
incur losses when energy storage components are reset, but decrease turn off losses. In 
recent years, high-voltage IGBTs have displaced 
GTOs in such applications. Whilst 
IGBTs do not require snubbers to satisfy safe operating area restrictions, voltage sharing 
problems remain. With IGBTs, voltage 
balance may be achieved by the use of 
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conventional passive circuits or by means of active gate control [3.1], [3.2]. Where gate 
control is used, the transient characteristics are redefined such that all turn-on and turn- 
off times are compatible with that of the slowest device. This increase in overall 
switching time will lead to a switching loss increase. Matching the switching speeds 
will minimize the loss increase. Well established two-level PWM techniques, developed 
for low-voltage operation, may be applied to inverters based on series connect devices. 
A circuit diagram indicating the series connection of IGBTs in a three phase voltage 
source inverter, is shown in figure (3.1). Provided voltage balance is maintained, each 
device sustains a maximum voltage of E. The IGBTs in this chapter have an anti- 
parallel diode within their package. Figure (3.3a) shows the output phase voltage. 
S1 ý S3 
ý SS 
S1 S3 S5 
2E = S1 S3 SS 
S1 S3 S5 
S4 S6 S2 g 
S4 
2E 
S4 
S6 
S6 
S2 L 
S21ý 
S4 I` S6 ý S2 
R 
Figure 3.1. Three-phase two-level voltage source inverter using series connected IGBTs 
(freewheel diodes not shown) 
3.3 The cascaded multilevel inverter 
The cascaded multilevel full-bridge inverter was proposed by Marchesoni et al. [3.3]. 
However such a structure utilizes isolated DC sources [3.4]. The cascaded multilevel 
inverter can be classified, as stated in chapter one, into: normal cascading [3.5], split 
neutral connection [3.6], modified cascaded [3.7], modified triple cascaded [3.7], hybrid 
cascaded [3.8], and hybrid switching [3.9]. The normal cascaded type is the most 
common and will be referred to as the cascaded multilevel inverter. It has many 
advantages over neutral point clamped and flying capacitor inverters [3.5]. It requires 
the least number of components among all multilevel inverters to achieve the same 
number of voltage levels, has a modularised circuit layout, and allows packaging 
because each level has the same structure. Also, there are no extra clamping diodes or 
voltage balancing capacitors, and safe switching can be achieved without the need for 
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bulky and lossy R-C-D snubbers. As a disadvantage, it needs separate DC sources for 
real power conversion. 
Multilevel inverters are promising for high power applications. The circuit diagram of 
the cascaded multilevel inverter is shown in figure (3.2). The voltage experienced by all 
the power semiconductor devices is limited to the cell voltage E and the output voltage 
is made up of a series of E steps as shown in figure (3.3b). 
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Figure 3.2. Three-phase, cascaded multilevel inverter (5-level phase voltage) 
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Figure 3.3. Output phase voltage waveform of: 
(a) the two-level inverter and (b) the multilevel inverter 
0.015 0.02 
3.4 Comparison of inverter losses in multilevel and device series connected 
inverters 
3.4.1 Multilevel inverter losses 
The losses in a device can be classified as: conduction, switching, and off-state [3.18]. 
Since the leakage current during the device off-state is relatively small, the associated 
power loss can be neglected. Thus the device power loss is composed of conduction and 
switching losses. Various methods for analysing conduction and switching 
losses, for 
the two-level inverter, have been published [3.19]-[3.21]. Here, analysis is proposed for 
conduction loss calculation in the cascaded multilevel 
inverter which can be used for 
3 
2 
o -Ti 
2 
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any carrier-based PWM technique applied to multilevel inverters. The phase opposition 
disposition (POD) carrier based PWM technique is analysed. A number of carrier 
waveforms, m-1, are displaced by contiguous increments of the reference waveform 
amplitude, where m is the number of phase voltage levels. The carrier waveforms are in 
phase above the zero reference. Those below zero are in phase but 1800 phase shift from 
those above the reference, as shown in figure (3.4a). 
3.4.2 Conduction losses 
i. Proposed method 
Conduction losses are incurred while the power device is in the on-state and conducts 
current. Therefore, power dissipation during conduction is computed by multiplying the 
on-state saturation voltage vo, by the on-state current ic. 
p= 
1', lVon (3.1) 
The reason for using absolute current is that the on-state conducting current is always 
positive, regardless of the direction of the load current [3.22]. The saturation voltage, 
which is a function of device current, can be approximated as a linear function [3.21] 
on 
=Vo +Ronllc (3.2) 
where Vo is the static on-state voltage and Ron is the equivalent resistance of the resistive 
components of the voltage drop across the switch. For multi-carrier PWM, to calculate 
the conduction loss, the modulating signal is defined as v, n, which for sinusoidal PWM 
1S 
v 1(e)=Vm sin8 
(3.3) 
where V, n is the modulating signal maximum value. 
The carrier signal expression in 
multi-carrier multilevel PWM, has a unique expression despite the carrier disposition 
shown in figure (3.4a) for the five-level inverter shown in figure (3.4b). The carrier 
signal can be expressed as 
VC e_(n_1)7r (Ir / p) P 
V, (e) = qV, + 
_ Vc n 8-n- 
(ir / P) p 
(n-1)-<O<n-, n=odd 
pp 
(n-1)-<6<n- , n=even pp 
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q: is the ratio of the peak-to-peak amplitude to carrier signal, at zero crossing of the 
modulating signal. For example, in parts a and b of figure (3.5), q=1 and 2 for 
the upper carrier (switch S 1). 
V,: is the peak-to-peak amplitude of the carrier signal 
p: is the frequency modulation ratio (frequency of carrier signal/modulating signal) 
1 
_< n< 
2p for a complete cycle 
I 
1 
I 
.ý0 
co 
-1 
I 
fIf S5 carrier 
f%f --- S1 carrier 
fý fý ;ý ""-" S8 carrier 
-"- S4 carrier 
ffifii i 
i\ iý i/fiýi !fý 
-ýý 0.005 0.01 0.015 0.02 ý 
Phase(a) Time (s) 
(a) (b) 
Figure 3.4. (a) The carrier signals and (b) Single phase of the five-level inverter 
Equation (3.4) can be represented as a unique expression 
v (B) = qV +r 8-(n-1)- -(1-r) C 8-n- (3.5) cc (/7 /P) p (77 /P) P 
where r=0, when n is even, otherwise r=I. Equation (3.5) can be simplified to: 
v (8)=V 
(q+s2rn+r+n+()(2r_1)JJ 
(3.6) 
c 
The factor s is added into equation (3.6) to account for the normal carrier signal shown 
in parts a, c, e, and g of figure 3.5 where s=1, and s= -1 for the inverted carrier (1800 
phase shift) shown in parts b, d, f, and h. Figure (3.6) summarizes these different carrier 
states. The modulation index for POD from Table 2.1 is defined as: 
m- 
Vm 
a (m-1)V 
2 
(3.7) 
where m is the number of levels per phase voltage. Note that, the modulation 
index can 
be defined in other forms according to the modulation technique used. For sinusoidal 
PWM, the modulating signal is 
v», (8) = ma 
(m -1) Vý sin 0 
(3.8) 
2 
The difference between the modulating signal and the carrier signal will be 
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f(e)=V, m, m2- 
1 
sinO-q+s 2m-r-n- 
e 
(2r - 1) 
(3.9) 
(7r/P) 
From equations (3.2) and (3.9), the voltage drop across the switch during conduction is 
defined by two equations 
V, 
n-Ce (sign(f (e))) + 
Von-ce 
+'load 
(e) 
R on (sign(f (0))) +'load 
(e) 
R -ce 2 2 2 2 on-ce 
when the load voltage and current have the same sign 
Von (8) _ 
Von-D 
(sign(. (e))) + 
von-D 
+ 
lload 
\e) Ron 
-D 
(sign(f (0))) + 
lload 
\e) R 
2 2 2 on-D 2 
when the load voltage and current have a different sign 
where sign is the sign function (gives 1 for a positive value otherwise -1). 
Von_Ce is the IGBT collector-emitter voltage drop; 
Ron-ce is the IGBT on-state resistance; 
Yon-Dis the anti parallel diode voltage drop; and 
Ron_D is the diode on-state resistance. 
The load current is assumed to be sinusoidal and of the form: 
'road (0) = I. sin(e - O) 
(3.10) 
(3.11) 
where I is the maximum load current and 0 is the power factor load angle, which is 
positive when the load is inductive and negative for a capacitive load. The switch 
conduction loss during one modulation waveform period is 
2, r JV 
c ond 2z ce 
(0) 
. load 
(0) de ' 
0 
(3.12) 
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Figure 3.5. Carrier signal for switch 
(a)S1(q=1&s= 1)and (b)Sl(q= 2&s= -1) 
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Figure 3.6. Summary of the different carrier states in figure 3.5 
ii. Current paths in the cascaded multilevel inverter 
In cascaded multilevel inverters, there are 2('-') states for the phase voltage and m3 for 
the line voltage. Table 3.1 indicates the states of the five-level inverter shown in the ten 
parts of figure (3.7). Note that `1' indicates that the switch is on and `0' is off. Si, S4, 
S5, and S8 are complementary to S3, S2, S7, and S6, respectively. The shaded columns 
show the state used for each level, and indicates the current path. 
Table 3.1. The total states for a five-level inverter 
Case Case (1) Case (2) Case (3) Case (4) Case (5) 
Voltage 2E E 0 -E -2E 
Si 1 1 1 1 0 1 1 0 0 1 0 1 0 0 0 0 
S4 l 1 1 0 1 0 0 1 1 1 0 0 1 0 0 0 
S5 1 1 0 1 1 1 0 1 0 0 1 0 0 1 0 0 
S8 1 0 1 1 1 0 1 0 1 0 1 0 0 0 1 0 
The following five cases clarify the current paths: 
Case 1: When the output load voltage is 2E, if the current is 
positive: Si, S4, S5, S8 conduct, figure (3.7a). 
negative: D1, D4, D5, D8 conduct, figure (3.7b). 
Case 2: When the output load voltage is E, if the current is 
positive: D3, S4, S5, S8 conduct, figure (3.7c). 
negative: S3, D4, D5, D8 conduct, figure (3.7d). 
Case 3: When the output load voltage is 0, if the current is 
65 
s=I s= -I 
Chapter 3: Multilevel and Series Device Connected Inverters 
positive: D3, S4, D7, S8 conduct, figure (3.7e). 
negative: S3, D4, S7, D8 conduct, figure (3.7f). 
Case 4: When the output load volta ge is -E, if the current is 
positive: D3, S4, D7, D6 conduct, figure (3.7g). 
negative: S3, D4, S7, S6 conduct, figure (3.7h). 
Case 5: When the output load voltage is -2E, if the current is 
positive: D2, D3, D6, D7 conduct, figure (3.7i). 
negative: S2, S3, S6, S7 conduct, figure (3.7j). 
(a) 
t load 
D3 4ý 
E 
(c) 
E 
(d) 
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3.4.3 Switching losses 
From manufactures application notes [3.23], the relation between switching energy 
(Eon, Eoff) and the load current can be approximated by a straight line. The IGBT (BUP 
314D with internal diode), parameters are defined in Table 3.2. The straight lines for 
turn-on energy loss and turn-off energy loss are: 
EO11(0) = 2(0.2701 'load(0)j-0.35) (mJ) (3.13) 
Eof (0) = 2(0.0661 'load (0)1+0.87) (mJ) (3.14) 
The constants are for 600 V devices, so equations (3.13) and (3.14) are multiplied by 
two for 1200 V devices. The total switching loss in Watts equals: 
r=IVTs 
PSW =f (Eon(8) +Soff(e» 
r=o 
(W) 
(3.15) 
Table 3.2. IGBT/Diode (BUP 314D) parameters (at 125 °C) 
Von-ce 4.3 V 
Ron-ce 0.05 0 
Von-p 0.7 V 
Ro_o 0.025 0 
Rated voltage 1200 V 
Qrr 11 
, uC 
tr (rise time) 100 ns 
t (fall time) 60 ns 
Rated current 42 A 
3.4.4 Conduction and switching losses for series connected devices and multilevel 
inverters 
For the inverters shown in figures (3.1) and (3.2), the proposed method for calculating 
the conduction loss is Matlab programmed. The illustrative IGBT/diode used is the BUP 
314D characterised in Table 3.2. A sinusoidal PWM technique for the multilevel 
inverter is used with different modulation frequency ratios (mf = 24,36,48,60,72,84, 
and 96). The conventional two-level inverter sinusoidal PWM technique is used for the 
series connected devices. The root-mean-square of the load current is 42 A, and is 
assumed 50 Hz sinusoidal. The voltage per cell of the multilevel inverter, E, is 1200 V. 
From figure (3.8a), it can be concluded that the conduction loss is the same for the two- 
level and multilevel inverters, at the same power factor. The conduction loss is 
independent of the modulation frequency ratio, as implied by equation (3.12). From 
figure (3.8b), it is concluded that, the switching loss for the two-level inverter is much 
higher than that of the multilevel inverter, at the same modulation frequency ratio mf. 
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For example, the switching loss of the multilevel inverter at mf = 96 is the same as for 
the 2-level inverter but at mf = 24. In the series connection, the IGBTs will require 
active gate control or passive snubber networks. Both sharing techniques result in 
increased switching loss. 
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Figure 3.8. Losses of five-level and two-level inverters: 
(a) conduction and (b) switching losses 
3.5 Output voltage spectrum of series connected devices and multilevel inverters 
Total harmonic distortion (THD) and distortion factor (DF) (both defined in chapter 
two) are investigated for both the multilevel and IGBTs series connection inverters at 
different modulation frequency ratios (mf = 24,36,48,60,72,84, and 96). Sinusoidal 
PWM is used for the five-level inverters and standard sinusoidal PWM is used for the 
two-level case. Figure (3.9a) shows the total harmonic distortion (THD) for the phase 
voltage of the two-level and five-level inverters, while figure (3.9b) shows the 
corresponding THD for the line voltage. The THD figures are not dependent on mf with 
mf = 24,36,48,60,72,84, and 96. The THD for the 
five-level inverter is much lower 
than for the two-level inverter, for the same modulation index. 
Distortion factor provides a better performance indication in non-machine power 
applications. Figure (3.10) shows the DF for the phase voltage 
for different modulation 
frequency ratios, while figure (3.11) shows the corresponding 
line voltage results. From 
figure (3.10), it is concluded that the phase voltage DF of the five-level inverter is lower 
than that of the two-level inverter for the same modulation 
frequency ratio. Even if the 
modulation frequency ratio is increased to six times 
that of the five-level case, the five- 
level inverter DF is still better. From figure (3.11), the line voltage 
DF of the five-level 
inverter is better than that of the two-level inverter at 
high modulation index ratios (for 
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the same modulation frequency ratio). The two-level inverter has a better line voltage 
DF than the multilevel inverter at modulation indices of less than 0.4. 
Figures (3.12) shows the harmonic spectrum for the output phase and line voltages for 
the five-level and two-level inverters, respectively. The modulation index range is 0.1 to 
1 in 0.1 steps. 
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3.6 Common mode voltage 
modulation index 
modulation index 
If the load neutral is isolated (as in star connected machines), the common mode voltage 
is defined as the load neutral-to-ground voltage. The disadvantage of a common mode 
voltage is that it circulates current through the stray capacitance between the neutral and 
ground (e. g. the capacitance between the motor outer frame and the 
winding) [3.24], [3.25]. This current causes EMI and may harm machine bearings. The 
common mode voltage is defined as: 
cm 
v 
ao 
(t) +v 
bo 
(t) +v 
co 
(t) 
=v 
no 
(t 
v (t) -) 
3 
(3.16) 
where v, 1O(t) is the voltage 
difference between the load neutral and ground. The r. m. s. 
value of the common mode voltage for the two-level and five-level inverter, at different 
modulation frequency ratios (24,36,48,60,72,84, and 96), are shown in figure (3.13). 
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It is concluded that the common mode voltage of the five-level inverter is significantly 
lower than that of the two-level inverter. The common mode voltage is independent of 
the modulation frequency ratio and contains triplen frequencies of the fundamental 
frequency, as concluded from equation (3.16). 
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Figure 3.13. Common mode voltage, r. m. s. 
3.7 Conclusion 
In this chapter, it has been shown that cascaded multilevel inverters give significantly 
lower switching losses and better harmonic performance than equivalent two-level 
inverters, operating at the same rating and carrier frequency. Additionally, cascaded 
multilevel inverters require no switching aid circuits or artificially increased 
commutation times to achieve equal voltage sharing between semiconductor devices. 
Comparisons of the output waveforms have been based on THD and DF, as figures of 
merit. The THD figures for multilevel inverters are better than those of the equivalent 
two level inverters, for both phase and line voltages. When DF is considered, it is seen 
that the phase voltage DF for the multilevel inverter shows significant improvements 
over a two-level inverter for all modulation indices. The line voltage DF for both 
multilevel and two-level waveforms is improved relative to the phase voltage due to 
better harmonic cancellation. Line voltage harmonic cancellation does not act 
advantageously on the multilevel inverter and two-level waveforms are better for 
modulation indices below 0.4. Generally, it is concluded that for high-voltage high- 
power applications, when the rail voltage exceeds the rating of a single switch, the 
multilevel inverter offers advantages in terms of improved harmonic performance and 
reduced switching loss. This is counterbalanced by multilevel drawbacks such as, 
isolated DC power supplies for the cascaded type, balancing of the capacitors and the 
increased number of clamping diodes used in neutral point clamped version, and 
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balancing of the capacitors and the increased number of flying capacitors used in the 
flying capacitor type. Table 3.3 indicates facets of comparison between two-level and 
multilevel inverters. 
Table 3.3. Facets of comparison between the ý. -level ai 5_lpvpl three ha-, P 
inverter 
Two level Multilevel 
Number of semiconductor 
devices 
24 24 
Gate drives 24 with more complexity to 
ensure the transient balance 
24 
Isolated DC power supply 6 
Conduction loss The same 
Switching loss Higher Lower 
THD Higher Lower 
DF Higher Lower 
dv/dt Higher Lower 
Common mode voltage Higher ow 
Note the figures expressed in this table are based on the case investigated in this chapter 
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Overview of Hardware and Software Platforms 
The software and hardware components of the system are described in this chapter. 
Figure (4.1) shows the hardware test rig used for the experimentation. To provide a 
flexible system, a high power TMS320C6701 DSP is combined with an expansion 
daughter board which has additional analogue interfaces and FPGA functions. The 
FPGA allows the synthesis of additional peripheral functions necessary for power 
applications. This produces a powerful configurable platform for the development of 
inverter control applications. The hardware, software, and recording systems 
incorporate: 
Hardware system 
i. Digital signal processor (DSP) 
ii. Analogue expansion daughter board (AED) 
iii. Antialiasing filter 
iv. Current and voltage transducers 
v. Insulated gate bipolar transistors (IGBT) and their gate drive circuits. 
Software system 
i. Code composer for the DSP 
ii. Xilinx (foundation series) for the AED 
iii. Matlab/Simulink V6.5 for simulation 
Recording system 
i. Digital oscilloscope 
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4.1 Hardware 
The main hardware components are shown in figure (4.2). 
4.1.1 Texas Instruments TMS320C6701 Evaluation Module 
All the algorithms are executed in the Texas Instruments TMS320C6701 evaluation 
module (EVM) shown in figure (4.3). The EVM is a low-cost, general-purpose platform 
for the development, analysis, and testing of 'C6X digital signal processor (DSP) 
algorithms and applications [4.1]. 
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Figure 4.2. Block diagram of the hardware system 
The 'C6701 EVM hardware design information and software application programming 
interfaces (APIs) also provide a reference design that facilitates 'C6701-based hardware 
and software development. The EVM is bundled with Code Composer, Windows 98 
and NT drivers, host PC and DSP software APIs, example applications with source 
code, and various utility applications. The hardware and software bundle provides an 
integrated package that allows quick evaluation of the 'C6701 DSP's performance and 
developed custom applications. 
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TMS320C6701 EVM Hardware Functional Overview 
Figure (4.4) shows the basic functional block diagram and interfaces of the 'C6701 
EVM. The EVM hardware has 13 functional areas. 
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Figure 4.4. TMS320C6701 EVM Block Diagram 
i. DSP TMS320C6701 Key Features [4.2] 
" Launched at 167MHz; 1336 MIPS and 1 GFLOPS 
" Executes up to 8 instructions in single cycle (6 float, 2 integer). 
" 128K RAM on-chip (split 64K program / 64K data). 
" Six ALUs 
" Two 16-bit Multipliers (32 bit Result) 
" Load Store Architecture with 32 32-Bit General 
Purpose Registers 
" 32-Bit External Memory Interface to 
Synchronous/Asynchronous Memories 
" Four Channel Boot loading Direct 
Memory Access Controller 
" Thirty-two 32-bit registers 
" 16-Bit Host Port Interface 
Two 32 bit General Purpose Timers 
All instructions may be conditional. 
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" Efficient compilation of C code. 
" Data is byte-addressable. (It can be 8-bit, 16-bit or 32-bit). 
" Single-cycle IEEE floating point (single precision) 
" Efficient double precision 
ii. DSP clocks 
The EVM supports operation with two different onboard clock sources (OSC A at 25 
MHz and OSC B at 33.25 MHz) and two clock modes (multiply-by-1 and multiply-by- 
4). As a result, the DSP can operate at four different clock rates, including OSC A, OSC 
Ax4, OSC B, or OSC Bx4 [4.2]. The clock rate used is OSC Ax4 at 100 MHz 
iii. External memory 
The EVM provides one bank of 64K, 133-MHz SBSRAM and two banks of 4M, 100- 
MHz SDRAM [4.3]. Additional asynchronous memory can be added with a 
daughterboard using the expansion memory interface. All external memory devices are 
byte addressable. 
iv. Expansion interfaces 
The EVM provides external memory interface and external peripheral interface 
connectors that enable the use of a custom or third-party daughterboard [4.4]. The 
memory interface supports asynchronous memory transfers, and the peripheral interface 
provides daughterboard use of the DSP internal peripherals. 
v. DMA 
Four DMA channels enable data to be transferred from memory-to-memory, and 
between memory and UO devices, without CPU intervention [4.5]. This is particularly 
beneficial for handling UO to and from the Multi Channel Serial Ports. Additionally, the 
DMA engines may support channel sorting for use with the Multi-Channel Serial Ports. 
vi. PCI interface 
The EVM includes a PCI Local Bus Revision 2.1-compliant interface that enables host 
access to the onboard JTAG controller, DSP host port interface (HPI), and board 
control/status registers [4.6]. The EVM's PCI interface allows source 
debugging with 
the 'C6x EVM without requiring an XDS510 emulator, as well as host software access 
to all of the DSP memory space via the PCI bus. The 
DSP can also master the PCI bus 
to transfer data to and from the host memory. 
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vii. JTAG emulation 
The EVM provides embedded JTAG emulation, using an onboard test bus controller 
(TBC), as well as a header to support an XDS510 JTAG emulator [4.7]. This allows 
source debugging over the PCI bus without requiring an emulator or by using an 
XDS510 emulator when operating stand-alone on a desktop. 
viii. Programmable logic 
The EVM's CPLD provides the board's glue logic and control/status registers [4.1]. 
ix. Audio interface 
The EVM includes a CD-quality, 16-bit audio interface with stereo microphone and 
line-level inputs and a stereo line-level output [4.1]. A multimedia audio codec is used 
that supports all popular sample rates from 5.5kHz to 48 kHz. The audio circuit includes 
an op-amp based microphone preamplifier. Three 3.5 mm audio jacks are located on the 
board's mounting bracket. 
x. Power supplies 
The EVM uses voltage regulators to provide 1.8 V for the DSP core, 3.3 V for the DSP 
UO, memories, CPLD, and buffers, and 5V for audio components. The PCI bus or 
external power connector's 5V is used for all other digital components [4.8]. The PCI 
bus or external power connector's 12 V is used for the input to the 5V regulator. 
Efficient switching regulators are used for the 1.8/2.5 V and 3.3 V, and a low-power 
linear regulator is used to generate the analog 5 V. 
xi. Voltage supervision and reset control 
The EVM uses a voltage supervisor to monitor the board's voltages and provide a 
board reset signal [4.1]. The CPLD also includes logic related to reset control with 
inputs from a manual reset pushbutton, the PCI controller, and software reset control 
signals. 
xii. User options 
The EVM supports user option control via 12 onboard DIP switches or with direct 
control by host software via the PCI bus. The user options 
include the boot mode, clock 
mode, clock select, JTAG select, and endian mode. 
Three user-defined options are also 
provided. 
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xiii. LED indicators 
The EVM provides three LED indicators. A single green LED is illuminated whenever 
5V is applied to the board. Two red LEDs can be used for user-defined status, with one 
located on the board's mounting bracket and the other located at the top of the board 
Operating Scenarios 
The EVM can operate in a computer motherboard's full-size PCI slot or stand alone on 
a desktop or lab bench. Because the 'C6701 EVM does not have onboard ROM, 
applications are loaded by host software using the board's embedded JTAG or DSP HPI 
interfaces over the PCI bus or by an XDS510 emulator connected to the board's 14-pin 
JTAG header. A daughterboard with nonvolatile memory can be designed to provide the 
'C6701 EVM with a ROM boot capability that enables it to boot an application itself 
upon reset in both operating scenarios. 
i. PCI operation. 
When the EVM is installed in a PCI slot, host software can control and monitor it via 
memory-mapped registers. The host software can also access the onboard JTAG test bus 
controller (TBC) to download code and access the DSP, as well as transfer data to and 
from the DSP using the 'C6701 HPI. Code Composer uses the JTAG TBC to access the 
board, and the 'C6701 EVM COFF loader uses the HPI. An XDS5 10 can be used with 
the board in a PCI slot, but it is not needed because onboard emulation control is 
provided. 
ii. Stand-alone operation. 
When the EVM is operated in a stand-alone configuration, an XDS510 or XDS l OWS 
emulator with the standard 'C6701 Code Composer (not the 'C6701 EVM debugger 
included in the kit) is typically used to load applications and control the board. In stand- 
alone operation, the PCI interface is disabled, so the onboard JTAG, TBC, and HPI 
interfaces are not available. 
4.1.2 AED-106 Multi-Channel Parallel Daughterboard 
The SIGNALWARE AED-106 Multi-Channel Parallel Analog Expansion 
Daughterboard (AED) for the Texas Instruments TMS320C6701 Evaluation Module 
provides a multiple sensor interface [4.9]. 
Figure (4.5) shows the AED. The 
daughterboard has four 4-channel A/D converters that can monitor a variety of sensor 
outputs where simultaneous sampling 
is required. In addition to the analog channels, 
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three groups of 8 buffered digital signals can be switched to either input or output. 
Breadboard space is provided for constructing signal conditioning and interface circuits. 
Figure 4.5. The analogue expansion daughter board (AED 106) used with the 
TMS320C6701 
Each of the four A/D converters can sample up to 4 single-ended or 2 differential 
channels simultaneously, with 12-bit resolution and 1.25 MS/s on each channel. Single 
channels can be sampled up to 6 MS/s. The bias voltage of the A/D is 2.5 V. 
The configuration also includes voltage reference, digital buffers, amplifiers, regulators, 
programmable logic interface, and 90 pins on UO connectors for off-board connections. 
The AED-106 comes with a demonstration logic program and software for the DSP. 
Preprocessing of the A/D samples and control of the converters with the Field 
Programmable Gate Array (FPGA) significantly reduces the load on the DSP, making 
more computation possible with a single C6701 DSP. The FPGA is a Xilinx VirtexTM 
XCV50-4 with 57,906 logic gates (2034 flip-flops, 57K RAM bits). 
Digital I/O and External Synchronization: 
" 24 - Buffered TTL Input/Outputs up to 100 MHz 
" Switchable to input or output in groups of 8. 
4.1.3 Anti-aliasing filters 
The Nyquist theorem states that any signal can be reconstructed if it is sampled at 
greater than twice the frequency of the highest frequency component of that signal. All 
frequency components of a sampled signal greater than or equal to one half the 
sampling frequency will be folded back into the band between DC and half the 
sampling frequency. This means that all signals, including noise, need to be low pass 
filtered before they are sampled. This filter is called an anti-aliasing filter [4.10]. 
For designing an anti-aliasing filter, there are some parameters which define it [4.10], 
sampling frequency, highest frequency of interest, and desired signal to noise ratio. The 
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anti-aliasing filter used is a Sallen-Key 2nd order low pass filter, tuned for a 32 kHz 
corner frequency. 
4.1.4 Current and voltage sensors 
i. Current transducer 
The LEM type LTA 100-P/SP 1 is a transducer employing the Hall effect to measure DC 
and complex waveform AC currents in a non-invasive manner [4.11]. Figure (4.6) 
shows the current transducer used. Galvanic isolation is provided between the primary 
(measured) and the analogue output (control) signal. Table 4.1 indicates the nominal 
parameters of the transducer used. 
Table 4.1. The current transducer nominal parameter values 
Nominal current 100 (r. m. s. ) A 
Current output 1 mA/Amp 
Measuring range 0 to ± 160 A 
Frequency range DC to 100 (-1dB) kHz 
di/dt >50 A/ s 
Figure 4.6. The current transducers 
ii. Voltage transducer 
The LEM voltage transducer LV 25-P uses the Hall effect to measure DC, AC, and 
pulsed voltage with a galvanic isolation between the primary circuit (high voltage) and 
the secondary circuit (electronic circuit) [4.12]. Figure (4.7) indicates the voltage 
transducer used while Table 4.2 indicates the nominal parameter value of the transducer 
used. 
Table 4.2. The voltage transducer nominal values 
Primary nominal current 10 (r. m. s. ) mA 
imary current (measuring range) 0... 
± 14 mA 
Primary nominal voltage 10... 
500 V 
Bandwidth Drop resistor dependent 
Accuracy ± 0.8 % 
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4.1.5 IGBT inverter and gate drive circuits 
(a) Gate drive circuits 
The gate drive circuit provides isolation between the control signal and the IGBT gate 
by means of two transformers. One transformer is for transmitting power from the low 
side circuit and the other is for transmitting the gate drive signal. Figure (4.8) indicates 
the gate drive used. Table 4.3 indicates the parameters of the gate drive 
Table 4.3. The gate drive parameters 
Supply voltage (max) 5.25 V 
td 
on (typ. ) 60 ns 
td off (ty .) 60 ns 
Drive signal frequency (max) 75 kHz 
Output voltages 0,15 V 
Output current ±3 A 
(b) Inverter 
A BSM 100 GD 120 DN2 solderable power module from Siemens, including a fast 
freewheeling diode, is used for the multilevel inverter operations. It is packaged with an 
insulated metal base as shown in figure (4.9), whilst Table 4.4 indicates its main 
parameters. 
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Figure 4.8. The gate drive circuit 
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Table 4.4. The TGRT mnr1i, 1P PQ'NA IM ('-n , In TW') 
VCE ---- 1200 
v 
I, (80 C°) 100 A 
td on (max) 320 ns 
t, (max) 160 ns 
to off (max) 520 ns 
tf (max) 100 ns 
Figure 4.9. The IGBT module BSM 100 GD 120 DN2 
BSM 35 GD 120 DN power module with parameters as in Table 4.5 is used for the two- 
level active power filter. 
Table 4.5. The IGBT module BSM 35 GD 120 D2 
VCE 1200 V 
I, (80 C°) 35 A 
td 
on (max) 120 ns 
tr (max) 120 ns 
td 
off (max) 600 ns 
tf (max) 75 ns 
4.2 Software 
The software can be divided into two parts. The first part is used for simulation and 
modelling of the system and the second part, which is used in conjunction with the 
hardware for implementing the experimental prototype of the system. 
4.2.1 TMS320C6x EVM Software Functional Overview 
The EVM software consists of host support software and DSP support software. The 
host support software supplied includes the following Win32 host utilities and libraries. 
The host utilities and libraries run on an Intel-compatible PC under either Windows 98 
or Windows NT 4.0. 
i. Board configuration utility (evm6xrst. exe) 
This utility is used to reset and configure the board. 
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ii. Code Composer 
Code composer is the software debugger used to debug (compile, assemble, and link) 
'C6701 software. The code composer runs on the host PC and is a fully integrated 
development environment (IDE). It has the following features. 
  Contains a profiler, useful for debugging and determining timing of steps 
  Project management, compilation, assembly, linking, loading [C complier, not 
C++] 
 A development environment that integrates all tools into a single application 
  Real-time analyses tools for monitoring program interactions without halting the 
processor 
  Profile-Based Compiler for optimising code size and performance 
  Visual Linker for graphically arranging program code and data in memory 
  Data visualization for viewing signals in multiple graphical formats 
  Real-time bi-directional application data visibility through Real Time Data 
exchange (RTDX) technology 
iii. EVM confidence test utility (evm6xtst. exe). 
This utility tests the basic operation of the board. 
iv. COFF loader utility (evm6xldr. exe). 
This utility is used to load and execute 'C6x software. 
v. EVM Win32 DLL (evm6x. dll). 
The Win32 host libraries consist of a Windows 98 and a Windows NT version of 
evm6x. dll, which provides user software access for control and communication with the 
EVM board. 
4.2.2 FPGA (Xilinx Virtex XCV50) 
Xilinx software "Foundation series 3. l i" is used. The schematic flow supports top-level 
schematic design with the Xilinx unified libraries components, LogiBLox symbols, 
CORE generated modules, and ABEL, HDL and/or state machine macros. The 
schematic design is used with CORE generated modules. 
4.2.3 Simulation software 
The software used for simulation is the MATLAB/SIMULINK 6.5 package from 
MathWorks [4.13]. 
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i. MATLAB 
MATLAB integrates mathematical computing, visualization, and a powerful 
language to provide a flexible environment for technical computing [4.141. The 
open architecture makes it easy to use MATLAB and its companion products to 
explore data, create algorithms, and create custom tools that provide insight. 
ii. Simulink 
Simulink is an interactive tool for modelling, simulating, and analyzing dynamic, 
multidomain systems [4.15]. It allows accurate description, simulation, evaluation, and 
refinement of a system's behaviour through standard and custom block libraries. 
Simulink integrates seamlessly with MATLAB, providing immediate access to an 
extensive range of analysis and design tools. These benefits make Simulink a suitable 
tool for control system design, signal processing system design, communications system 
design, and other simulation applications. 
4.3 Recording system 
4.3.1 Tektronix TDS3032B Oscilloscope Measurements/Features 
The digital phosphor oscilloscope [4.16] used is a TDS3032B from Tektronix, as shown 
in figure (4.10) and its characteristics are shown in Table 4.6. 
Table 4.6. Tektronix TDS3032B Performance Characteristics 
Bandwidth 300 MHz 
Number of Channels 2 channels 
Simultaneous Maximum Sampling Rate/ch 2.5 GSa/s 
Max. Single Shot bandwidth 300 MHz 
Min. Vertical Sensitivity 1 mV/div 
Maximum Vertical Sensitivity 10 V/div 
Number of Bits 9 Bits 
Input Impedance 1 MOhm 
Input Impedance (alternate) 50 Ohm 
Input Coupling AC, DC, GND 
Maximum Input Voltage 150 Vrms 
Main time base - lowest 
2 ns/div 
Main time base - highest 
10 s/div 
Time base accuracy 0.002 % 
Minimum Trigger Hold off 13.2 ns 
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Figure 4.10. The digital Oscilloscope, Tektronix TDS3032B 
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Chapter 5 
Generalized Theory of Multilevel Space Vector Modulation 
Although offering potential advantages, the application of space vector modulation 
(SVM) to multilevel inverters has been limited. This is due to the fact that the number 
of available switching states increases rapidly with the number of levels. In this chapter, 
an algorithm is proposed for multilevel space vector modulation, which is applicable to 
any number of levels. The algorithm is based on numerical analysis and gives a fast, 
fixed execution time when DSP implemented, irrespective of the number of levels. The 
algorithm reduces the complexity faced in multilevel SVM implementation. A 
visualization of the multilevel SVM analysis is detailed, without using any 
representative technique. Alternative paths can be readily utilized. The proposed 
algorithm caters for over modulation and minimum pulse, and is validated by 
Matlab/Simulink simulations and practical implementation. It will be shown that this 
algorithm is readily codable and time efficient. 
5.1 Multilevel Space Vector Modulation 
Multilevel inverters employ different modulation control techniques, as discussed in 
chapter two. Space vector modulation (SVM) for multilevel inverters is considered as 
an extension of space vector modulation for the two-level voltage source inverter. The 
SVM technique involves vectorially equating the volt-second integral between a desired 
reference voltage vector and the nearest three states in space which are realizable by the 
inverter. Compared to sinusoidal PWM techniques, SVM offers improved DC bus 
utilization, reduced commutation losses, and lower total harmonic distortion (THD). 
The SVM concept for the simple two level voltage source inverter has been discussed 
extensively [5.1]-[5.41]. SVM for multilevel inverters has been considered and part of 
the literature is devoted to SVM for three-level inverters [5.42]-[5.57], while [5.58]- 
[5.69] consider the generalization of multilevel SVM. 
In [5.58], the algorithm uses 600 coordinates instead of cartesian coordinates. In [5.61], 
the algorithm is based on decision-based PWM 
developed by Holtz. The vector 
localization depends on iterative vertical and horizontal searching, starting from an 
initial condition. The algorithm in [5.62] is based on choosing an appropriate coordinate 
system. The algorithm in [5.65] 
determines the sector and times, based on classification 
techniques such as a neural network. The algorithm 
in [5.67] defines the line voltage in a 
three-dimensional Euclidean vector space, which adds complexity. 
No method gives a 
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systematic approach to the generation of multilevel SVM, considering DSP- 
implementation with a fast, fixed execution time, irrespective of the number of levels, 
with extension to over modulation and pulse deletion avoidance. This chapter presents 
such an algorithm. 
The algorithm procedures can be summarized as follows: 
i. Generating the states of the space vector for any number of levels because as the 
number of levels is increased, the number of states is greatly increased. Generally, 
the number of states is m3 in an m-level inverter where m is the number of levels 
in the phase voltage. For example, there are 125 states for the 5-level inverter. 
ii. Processing for the vector location in the vector space is increased with increased 
number of levels. Generally the number of different triangles is 6(m-1)2. For 
example, there are 96 triangles for the 5-level inverter. 
iii. Distribution of the sampling time between the nearest three states. 
iv. Determination of the sequence of the nearest three states. 
v. Making use of the alternative state sequences. Generally there are 3m(m-1)+1 
vectors and m3 states. For example, for 5-levels there are 61 vectors (a zero vector, 
6 vectors in the first hexagon, 12 vectors in the second hexagon, 18 vectors in the 
third hexagon, and 24 vectors in the fourth hexagon) and 125 states. 
The proposed generalized algorithm for multilevel space vector modulation to overcome 
these difficulties, is shown in the flow chart in figure (5.1). The following sub-sections 
clarify each step of the algorithm. 
5.1.1 State matrix generation 
The states are represented in m-1 two-dimensional matrices and a zero state vector. 
These matrices can be generalized for any number of levels. Figure (5.2) represents the 
space vectors for two, three, and five levels. From these 
figure parts, the state vector 
matrices can be represented as follows. 
i. The zero state vector 
X(1,1, k) = [000 111 222 333 .......... 
(m -1)(m -1)(m -1)] (5.1) 
where the dimensions of the zero state matrix are 
1xm. A '0' represents the minimum 
voltage obtainable from the multilevel inverter and m-1 represents 
the maximum value. 
For example, in a two-level inverter, '0' is equivalent to 
0V and' 1' is equivalent to ET 
Volts, where ET is the inverter DC link voltage. In a 
3-level inverter '0' is equivalent to - 
ET Volts, ' 1 'is equivalent to 0 V, and '2' is equivalent to ET 
Volts where ET is the per 
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unit cell voltage of the multilevel inverter. The symbol k represents the number of 
alternative states. 
ii. The n-hexagon state matrices 
The n-hexagon state matrices are generally represented as follows: 
n00 (n+1)11 
............ (m-1)(m-n-1)(m-n-1) 
1110 (n + 1)21 ............ (m -1)(m - n)(m -n -1) 
n(n-1)0 (n+1)nl ............ (m-1)(m-2)(m-n-1) 
nnO (n + 1)(n + 1)1 (m -1)(m -1)(m -n -1) 
(n-1)nO n(n+1)1 ............ (m-2)(m-1)(m-n-1) 
InO 2(n+1)1 
............ (m-n)(m-1)(m-n-1) 
X(n + 1, j, k) = 
OnO 1(n + 1)1 --- ............ (m n- 1)(m - 1)(m n 1) 
nl 1(n+1)2 ............ (m -n- 1)(m - 1)(m - n) 
On(n -1) 1(n + 1)n ............ (m -n -1)(m -1)(m - 2) 
Onn 1(n + 1)(n + 1) ............ (m -n -1)(m -1)(m -1) 
0(n -I )n l n(n + 1) ............ (m -n -1)(m - 2)(m -1) 
Oln 12(n + 1) ............ (m -n -1)(m - n)(m -1) 
OOn 11(n + 1) --- ............ 
(m n )(m -1) n-1)(m 
iOn 21(n+1) ............ 
(in - n)(m -n- 1)(m - 1) 
(n-])On nl(n+1) ............ 
(m-2)(m-n- 1)(m-1) 
nOn (n+l)1(n+l) ............ 
(m-1)(m-n- 1)(m-1) 
nO(n-1) (n+])In ............ 
(m-1)(m-n- 1)(m-2) 
n01 (n + 1)12 ............ 
(m -1)(m -n- 1)(m - n) 
sectorl 
sector2 
sector3 (5.2) 
sector4 
sector5 
sector6 
where n represents the hexagon order in which the state lies. The dimensions of the n- 
hexagon matrix is 6n x (m-n). It is divided into 6 sub-matrices, each with dimensions of 
nx (m-n) corresponding to each sector. The symbol 
j represents the non-alternative 
states which lie in the hexagon and is the number of rows 
in the state matrix. 
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Determine the number of levels 
used (m) 
Generate the states of the space 
vector 
Determine the space vector 
location 
Check over 
modulation 
No 
Determine the distribution of the 
sampling time 
Determine the sequence of the 
states 
The next sampling time 
Yes 
Proposed over modulation 
method 
Figure 5.1. Flow chart of the proposed algorithm 
The two-level inverter 
There are two two-dimensional matrices. The zero state matrix is 
X(1,1, k) = [000 111] 
where k= 1 or 2, and j=1. 
The first and only hexagon is shown in figure (5.2a). 
X '(2, j, 1) = [100 110 010 011 001 101 
where 1: 5 j: 5 6 is the number of rows and k=1. 
The three-level inverter 
The zero state matrix is 
X(1,1, k) _ [000 
where 1<_k<_3and j=1. 
The first hexagon matrix is 
100 110 
Xl (2, j, k) 
[211 
221 
where 1< j< 6 and ]<_ k <2. 
111 222] 
(5.3) 
(5.4) 
(5.5) 
010 011 001 1011 (5.6) 
121 122 112 2/2J 
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The second hexagon matrix is 
X'(3, jd) = [200 210 220 120 020 021 022 012 002 102 202 201] (5.7) 
where 1<_ j<_12 andk=1. 
This situation is shown figure (5.2b), while Figure (5.2c) indicates the states of the five 
level space vector which can be found from the previous state matrices. 
010 RI - iio 
020 120 220 
2 
sector 3\I //sector I 
011 
sector 4 sector 
sector 5 
044 400 
004 104 204 304 404 
(C) 
Figure 5.2. Space vectors for (a) two, (b) three, and (c) five level SVM 
5.1.2 Determination of the space vector location 
The space vector location is determined in two steps. The first step is to determine the 
sector number where the vector lies. The second step is to determine in which region 
(sub-sector) the vector lies. 
021 0 10 210 
022 O1 00 200 a 12 
22 11 
012 201 
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Step 1: The sector number (s) 
The voltage magnitude V,,, is obtained from transforming the a-b-c frame to the a-, ß 
frame using Park's transformation, namely 
Va 
v=o2ý 
ýa (5.8) 
az2 
Then the vector magnitude V,, and the vector angle 0 can be determined from: 
V= Vä +VQ (5.9) 
1 
V, 6 (5.10) 9= tan - 
Va 
Consequently the sector number s is given by 
s= floor 
0+1 (5.11) 
r/3 
where floor is the function which corrects any real number to the nearest, but lower, 
integer number (e. g. floor(3.9) = 3). 
Step 2: The region number (reg) 
Three parameters identify the vector location hence determine the region number. The 
first parameter ' h' divides the sector horizontally as shown in figure (5.3). The second 
parameter 'a' divides the sector with 60-degree inclined lines. The third parameter 'b' 
divides the sector with 120-degree inclined lines. The maximum value that a, b or h can 
obtain for m-levels is m-1. Using numerical analysis, the region number can be 
expressed as a function of the three parameters as follows: 
reg =-a+(b2 -b+l)+h 
The three parameters can be determined as follows: 
6 Vm Cos 
0+17 
a= floor 
E cos - 6 
(, 7) 
+1= 
" floor ma (m-1)cos 8+ +1 6 
(5.12) 
(5.13) 
lYm Cos e 
b= floor 
6+ floor mQ (m -1) cos e+1 
E cos 6 
(5.14) 
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V sin (0) (5.15) h= floor °' + 1= floor(m (m - 1)sin(B))+ 1 
E cos 
a 
6 
where 0<_ 0:! iz/3. 
b=8 
64 h=8 
b=7 63 
49 62 h=7 
b=6 48 61 
36 47 60 
h=6 
b=5 35 46 59 
25 34 45 58 
h=5 
b=4 24 33 44 57 
16 23 32 43 56 
h=4 
b=3 15 22 42 55 h=3 
9 14 30 41 54 
b=2 8 20 29 40 53 
4 12 19 28 39 52 h=2 
b=1 6 11 18 27 
/ 38 51 h= i 
2 5 10 1 7 22 6 37 50 
a=1 a=2 a=3 a=4 a=5 a=6 E a=7 E a=8 8E 
Figure 5.3. The region numbers according to the three parameters a, b, and h 
where the modulation index for the multilevel inverter configurations shown in figure 
(5.4) can be generalized as 
Ma = 
(m 
-1)E cos 
'7) (5.16) 
6 
where E is the cell voltage as shown in figures (5.3) and (5.4), and m is the number of 
levels per phase voltage. 
Figure (5.5) indicates the axis a, b, and h where the value of 'a' is the projection of 
vector V, n on to the a-axis. 
Similarly for b and h. For example, for the vector shown in 
figure (5.3), the three parameters values a=3, b=6, and h=3, substituted into the 
region equation, gives region 31. 
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.. ýýýýýý 
4E 
e(a) 
4E 
(a) (b) (c) 
Figure 5.4. Multilevel single-phase configuration of: 
(a) Cascaded type, (b) Neutral point clamped type, and (c) Flying capacitor type 
Vm. sin(O) 
I 
axis 
is 
Figure 5.5. The three axes a, b, and h for region determination 
5.1.3 Distributing the sampling time 
The sampling time is distributed between the three nearest states based on equating the 
volt-second integral principle. The following equation complies with this principle 
- to to (5.17) V. T, =Vo_ 2 
+V, t, +V2t2 +Vo+ 2 
where TS is the sampling time, and Vo_, V1, V2, and Vo+ are the voltage vectors 
corresponding to the first, second, third, and the alternative state of the first state 
respectively (on the condition that the minimum number of switchings per sampling 
time is maintained). The rotation sequence between the three states for the first sector is 
indicated in figure (5.6). This rotation sequence can be applied for odd sector numbers, 
while the direction is reversed in even sectors. Generalized equations for the time 
>e(a) 
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distribution between the states can be determined, using numerical analysis, as a 
function of the parameters a, b, and h. 
TSVcos(9) 2b-1-h E 3a-b-2+2h E 
2b-h JE to 
2 22 
(5.18) 
TSV, sin(e) _ (h -1)E cos 6 (b - a)E cos 
6 hE cos t, 
IT 
6 
TS 111 t2 
Solving these equations to find times to, t1, and t2 gives 
to (b -a-h )E cos(7r) 
(3b-3a - 3h +22 TV,, cos (9) 
62Er, E cos -6 
(5.19) 
t, E cos '-zE (h - b)E2 cos 
71 T V, 
n sin 
(9) 66 
(a-b+h-1)Ecos 6 3a-3b2+3h-1 E rZ Ezcos t, 
7r), 
6 TS 
where 
A= E2 cos 
6( 2a - 2b + 2h -1) 
(5.20) 
r, =ah+h2 -h+ab-b2 (5.21) 
rZ =b2 -ab-b+2a-ah+2h-1-h2 (5.22) 
Let 
q=a-b+h (5.23) 
Then substituting equation (5.23) into equations (5.19) to (5.22), reduces the time 
equations to: 
to -2ma(m-1)gcos(6 
t, _ 2ma(m-1)cos 
6 
2ma(m-1yq-1)cos t' 6 
) 
(11) 
where 
m,, (m-1X2-3q) 2q(h+b)-2h T cos(O) 
-ma(m-1) 2(q-a) Tssin(0) 
(5.24) 
ma(m-1X3q-1) -2q(h+b-2)+2b-2 
A, =2(2q-1) (5.25) 
To reduce DSP execution time, tl and t2 are calculated from equation (5.24) while to is 
calculated from 
to =TS -t, -t2 (5.26) 
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5.1.4 Selecting the states 
When a vector lies in a particular region, the movement between the nearest three states 
is chosen in the sequence mentioned in section (5.1.3) and shown in figure (5.6). The 
states selected must be such that they minimize transitions during the sampling period. 
For example, in a five-level inverter, when the vector lies in region ' 7', the sequence of 
rotation between the states is shown in figure (5.7). There are 3 alternative sequences, 
(100 200 210 211), (211 311 321 322), and (322 422 432 433) for the first half of 
the switching cycle which satisfy the condition for minimum switching. In the second 
half of the switching cycle the same sequence is used but reversed, as shown in figure 
(5.8). 
b=8ý h=8 
b7 
\7 
h=7 
76/jý\V 
\7 
A 
Aý 
b=5 
h=5 
b=4 $7 
h=4 
b=; 3 
h=3 
b=2 
h=2 
b =l h=l 
a=1 a=2 a=3 E a=4 a=5 a=6 
I'dE 
a=7 a=8 8E 
Figure 5.6. The sequence of the rotation between the states 
210 ý- forward A reverse P. 
321 100 200 210 21 1 21 1 210 200 100 
211 311 321 322 322 321 311 211 
322 422 432 433 433 432 422 322 
to/2 I t, I t2 Ito/2 to/2 I t2 It (to/2 
100 
3 
200 
211 311 TS Ts 
322 422 TSN, (switching cycle) 01 
433 
Figure 5.7. The region ' 7" for a five-level Figure 5.8. The distribution of states during 
inverter the sampling time 
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i. Generalized procedure 
To generalize the process of finding the rotation sequence between the states in any 
region where the vector lies, the general states in Table 5.1 are determined from the 
state matrices. 
Table 5.1. The state sequence definition over a samnlina time 
State Definition 
X(g1, g2, g3) The first state of the sequence movement 
X(94, g5, g6) The second state of the sequence movement 
X(g7, g8, g9) The third state of the sequence movement 
X(g10, g11, g12) The alternative state for the first state maintaining the minimum number of 
switchings per sampling time 
The parameters gl, g4, g7, and glo determine the order of the state matrix. Parameters g2, 
g5,98, and gll determine the sequence of the states. Parameters g3,96, $9, and g12 
determine which sequence of the alternative paths is selected. Using numerical analysis, 
the parameters gl to 912 can be expressed in terms of s, b, reg, and X as in Table 5.2, 
where A represents the number of possible sequences in a given region (the detailed 
numerical proof is not within the length restriction of the thesis (see Appendix I)). 
Tahle 52_ The state narameter definitions 
Parameter Equations 
gt g1 =b 
g2 
92 = c, -6 (b-1). floor 
c' 1 
6(b-1) 
g3 g3=A 
94 94 =b+1-c2 
g5 
95 = C3 - 6b. floor 
c3 -1 
6b 
g6 96 
g7 97= b+1- even(S). C4 
g8 g8 =1 +C, +(s-1). odd(s)+c5 -c6 
g9 g9 =A+ C4 . even(s 
910 910 = 91 
911 
g11=g2 
g12 g12=A+1 
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Function even gives an output of '1' for an even number otherwise '0', and odd is the 
complement of function even. Note that 1: 5- A <_ m-b can be chosen to make use of the 
alternative paths. The parameters cl to c7 referred to in Table 5.2 are defined in Table 
5.3. 
Table 5.3. Detailed expressions for naramterc (r, "ri) in TahlP 5 7. 
Parameter 
1. / 
Equations 
cl 
c, =floor 
reg-b(b-2) 
+ (s - 1)(b-1) 2 
C2 c2 = odd (s. b). even(reg) +odd (s. reg). even(b) 
C3 
c3= floor 
reg +1 -b(b - 2) + b(s -1) + c,. even(s)-c2 . 
(s-1) 
c4 c4 = odd(reg). even(b) + even(reg). odd(b) 
C5 C5 = c7. (s - 2). even(b) 
C6 
c6 = 6(b -1). c4. floor b2eg1 . 
floor 
c7 c7 = even(reg). even(b) + odd (reg). odd (b) 
An important feature of these equations is that they involve unsigned short integer 
numbers which reduces DSP computational burden. Therefore localizing the vector by 
determining the sector number s and parameters a, b, and h, (therefore the region 
number `reg') automatically gives the state sequence, by direct substitution in Tables 
5.2 and 5.3, whatever the number of levels. Choosing X makes use of the alternative 
path sequences and will be considered later in a three-level SVM case study. 
5.2 Over modulation and pulse dropping 
In multilevel space vector modulation, the outermost hexagon is the boundary between 
linear modulation (inside) and over modulation (outside). For an over modulated 
voltage vector, the solution of time equations is negative for at least one of the three 
times (to, t1, and t2 in equation (5.24)). To overcome this problem, the outermost 
hexagon is considered as the locus for the over modulated voltage vector. However, if 
the voltage vector lies on this locus, one of the nearest three states 
is dropped and this 
leads to increased current ripple. A defined inward shift of this locus avoids dropping 
one of the nearest three states (pulse dropping). 
Also this shift prevents incorrect or 
invalid determination of the region number. Pulse dropping occurs when the modulation 
index lies on any of the internal region boundaries as well as the outermost hexagon 
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boundary. This is avoided by imposing a minimum time constraint on to, t1, and t2 which 
will impose some non-linearity into the inverter transfer function. The following section 
explains the proposed method for dealing with over modulation and pulse deletion. 
5.2.1 Proposed over modulation method 
For over modulation, the voltage space vector exceeds the boundary of the outermost 
hexagon. To deal with over modulation in multilevel SVM, if the voltage space vector 
V, (line OA in figure(5.9a)) exceeds the outermost hexagon, the voltage space vector is 
reduced to V,,, (line OA' in figure (5.9a) ). The point A' is the intersection of the voltage 
space vector OA and the line BC (OA and BC can never be parallel). The line BC 
represents the locus for the over modulated voltage space vector in this sector. 
Generally, the outermost hexagon will represent the locus for the over modulated 
voltage space vector in all the sectors. Although figure (5.9a) represents one sector for 
3-level space vector modulation, generally for m-level SVM, point B equals (m-1)E and 
point D equals (m-1)E/2. For m-level SVM, the equation of line BC is: 
y =cos (2E(m-1)-2x) 6 
The equation of line OB is: 
y=x tan(8) 
Solving equations (5.27) and (5.28) gives: 
x= 
2E(m -1)cos 6 
tan(8) +2 cos 6 
The limited voltage space vector V, n can be expressed as a function of x 
V' =x m COS(O) 
From equations (5.29) and (5.30), Vm becomes 
7Z 
E(m - I) COS 6 
V' m /7 
sin 0+ - 3 
(5.27) 
(5.28) 
(5.29) 
(5.30) 
(5.31) 
So, if the voltage space vector exceeds V' , the voltage space vector 
is over modulated 
and is reduced to V, '. 
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5.2.2 Pulse dropping avoidance on outer hexagon 
To avoid losing one of the nearest three states (pulse dropping), BC (figure (5.9a)) is 
shifted inwards by S percent as shown in figure (5.9b), where S is related to the 
minimum to (tomin) 
y-axis y-axis 
locus 
0 (m-1)E12 (m-1)E x-axis 
(a) 
0 
(m-1)E/2 (m-1)E x-axis 
(b) 
Figure 5.9. Over modulation: (a) The locus of the over modulated voltage space vector 
and (b) The new locus of the over modulated voltage space vector 
The shift of V, n by SE towards the centre, to V,, ' , is incorporated into equation (5.31) as 
in equation (5.32): 
// 
E(m -1)cos - 
Vm =6-8. E 
(5.32) 
ýz 
sin 0+- 3 
where 
cos (5.33) 6 
Substituting for the modulation index, mQ from equation (5.12) into equation (5.32) 
gives 
ma =1 -8I 
+- sin 
(o 
3 
From equation (5.24), to is defined as 
(5.34) 
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- 2m,, (m -1)q cos cos(O) 6 
to = 2(2 
Tq 
-1) 
+ ma (m -1)(2 - 3q) sin(B) 
+ [2q(h + b) - 2h] 
(5.35) 
If the voltage vector is on the outer hexagon, the vector is moved to lie inside the 
shaded area shown in figure (5.10). If the voltage vector lies in a shaded area, then (b = 
m- 1) and (a +h= m). If figure (5.10) represents one sector for the 9-level inverter (m 
= 9) and the vectors in the shaded area, b=8 and a+h=9. From equation (5.23), q= 
1. 
Therefore, equation (5.35) can be reduced to 
to 
=(m-1) 1- mQ sin 0+/T 5.36 TS 3() 
Substituting ma from equation (5.34) into (5.36) yields 
to 
= (m -1). 51. sin e+- TS 3 (5.37) 
Thus S1 can be expressed as 
91- 1 t-° 
(m -1). sin B+ 
TS (5.38) 
3 
In equation (5.38), bl is maximized with respect to 0 to minimize to in equation (5.36). 
Note that the minimum time to (to) must be greater than the summation of both the 
minimum on-time and the underlap time of the switch, in order to avoid losing one of 
A 
the three states in over modulation. For (5, ,0=0 org/3 
1 to 
'z TS (m -1). sin 3 
Substituting equation (5.40) into equation (5.32) yields 
E(m -1)cos 6t 
VII =°E 
TS 
sin 8+3 
so that 8 is defined as 
(0<_G<ic/3). 
(5.40) 
(5.41) 
103 
Chapter 5: Generalized Theory of Multilevel Space Vector Modulation 
to 
(5.42) T 
If the switch minimum on-time (the typical values for turn-on delay time, rise time, 
turn-off delay time, and fall time) is to,, = 710 ns, the underlap time for a switch is td = 
640 ns, and the switching cycle (TTY, ) is 327.7 us (the sampling time is 327.7 /2 µs), 
then to = 2(to + td) = 2(710 + 640)=2700 ns (because to is divided equally so that to/2 
= 1.35 , us), such that from equation (5.42), S=0.822 %. 
Figure 5.10. The shaded area represents the location of the over modulated voltage 
vector 
5.2.3 Pulse dropping avoidance on inner triangle boundaries 
To avoid pulse dropping when the vector lies on the boundary of any triangle, a 
minimum time for to/2, t1, and t2 is assumed. According to section 5.2, taking into 
consideration the minimum on-time and the underlap time, a 1.35 µs minimum time is 
assumed. 
5.3 Three-level SVM example 
The following sub-sections outline each step of the proposed generalized algorithm 
when applied to three-level SVM. 
5.3.1 The three-level inverter space vector states 
The 27 states are defined in section (5.1.1) equations (5.5) to (5.7) and are shown in 
Table 5.4. 
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Table 5.4. The three-level snare vector states 
Zero state First hexagon Second hexagon 
X(1,1,1) 000 X(2,1,1) 100 X(3,1,1) 200 
X(1,1,2) 111 X(2,2,1) 110 X(3,2,1) 210 
X(1,1,3) 222 X(2,3,1) 010 X(3,3,1) 220 
X(2,4,1) Oil X(3,4,1) 120 
X(2,5,1) 001 X(3,5,1) 020 
X(2,6,1) 101 X(3,6,1) 021 
X(2,1,2) 211 X(3,7,1) 022 
X(2,2,2) 221 X(3,8,1) 012 
X(2,3,2) 121 X(3,9,1) 002 
X(2,4,2) 122 X(3,10,1) 102 
X(2,5,2) 112 X(3,11,1) 202 
X(2,6,2) 212 X(3,12,1) 201 
5.3.2 Determination of the space vector location 
The space vector location is determined in two steps. The first step is to determine the 
sector number where the vector lies. The second step is to determine in which region 
(sub-sector) the vector lies. 
Step 1. The sector number (s) 
As in section (5.1.2), s= floor 
e+1 
)r/3 
Step 2. The region number (reg) 
The region number is determined from equation (5.12), reg = -a + 
(b 2 -b + 1)+ h 
where a, b, and h are determined as follows: 
a= floor 2ma cos O +)T +1 (5.43) 6 
b= floor 2ma cos -0 +1 (5.44) 6 
h= floor(2ma sin(e))+ 1 (5.45) 
where ma is defined from equation (5.16) for three-level 
SVM, m=3, as 
ma = 
V, 
2Ecos 
6 
(5.43) 
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5.3.3 Distribution of the sampling time 
For three-level SVM, the sampling time is distributed according equation (5.24): 
to 
- 4inýq cos 6 2)nß (2 - 3q) 2q(h + b) - 2h 
TS cos (8) 
1 (5.47) t, =4 4m,, cos 6- 2mß, 2(q - a) TS sin (0) 
V 4m,, (q-1)cos 
' 2m,, (3q-1) -2q(h+b-2)+2b-2 7f 
where 
A, =2(2q-1) 
and 
(5.48) 
q=a-b+h (5.49) 
To reduce DSP execution time, tl and t2 are calculated from (5.47) while to is calculated 
from 
to =TS -t, -t2 (5.50) 
For the three-level inverter and in the four different regions, the time equations are 
defined from equation (5.47), as shown in Table 5.5. 
Table 5.5 The time equations for the four regions 
a b h reg Time equations 
1 1 1 1 t, = 2maTs . sin 3- 8 3 
t2 = 2maTs. sin(0) 
2 2 1 2 t, = Ts 2ma . sin 
)T 
-0 -1 3 
t2 = 2maTs. sin(9) 
t, = TS 1- 2ma . sin 
--B 
3 
1 2 1 3 
t2 =TS 2ma. sin 
)r 
+B -1 3 
1 2 2 4 t, = 2maTs. sin 3 -9 3 
tz = TS (2ma . sin 
(0) 
-1) 
5.3.4 Choosing the states 
The chosen states must minimize transitions during the sampling period. 
The state 
sequences in the four regions are shown in 
figure (5.11). The state transition for three- 
level SVM is based on the following steps. 
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t 
b=2 
4 
h=2 
to ti 
b1 t] 3 tZ 
h=1 
1 to 2 to ti to t" 
a=1 a=2 
Figure 5.11. The region numbers according to the three parameters a, b, and h 
i. Generalized procedure 
For the three-level inverter, using Tables 5.2 and 5.3, the state sequences in all regions 
in the three-level space, are shown in Table 5.6. 
Table 5.6. The sequence of the states in three-level space 
(Lyrev rows indicate the alternative nach secmences' 
s b reg to state 
X(gi, 92,93 ) 
tl state 
X(g4,95,96) 
t2 state 
X(g7,98,99) 
t7 state 
X(910 ,911 ,912) 1 1 1 1 000 100 110 111 
2 111 211 221 222 
2 2 1 100 200 210 211 
3 100 110 210 211 
4 110 210 220 221 
2 1 1 1 000 010 110 111 
1 2 111 121 221 222 
2 2 1 110 120 220 221 
3 110 120 121 221 
4 010 020 120 121 
3 1 1 1 000 010 011 111 
2 111 121 122 222 
2 2 1 010 020 021 121 
3 010 011 012 121 
4 011 021 022 122 
4 1 1 1 000 001 011 111 
2 111 112 122 222 
2 2 1 011 012 022 122 
3 011 012 112 122 
4 001 002 102 112 
5 1 1 1 000 001 101 111 
2 111 112 121 222 
2 2 1 001 002 102 112 
3 001 101 102 112 
4 101 102 202 212 
6 1 1 1 000 100 101 111 
2 111 211 212 222 
2 2 1 101 201 202 212 
3 101 201 211 212 
4 100 200 201 211 
107 
Chapter 5: Generalized Theory of Multilevel Space Vector Modulation 
5.3.5 Over modulation and minimum pulse width 
For over modulation, the vector V,,; is expressed as 
2Ecos 
6 t0 E V»t =- 
sin B+ 
TS 
3 
(5.51) 
If the voltage space vector exceeds V, ", the voltage space vector is either over 
modulated or may result in pulse dropping, so it is reduced to V. ", (OA") as shown in 
figure (5.12). 
y-axis 
0 E 2E x-axis 
Figure 5.12. The locus of the over modulated voltage space vector 
5.4 Simulation results 
5.4.1 Linear modulation 
Using Matlab/Simulink, the proposed generalized algorithm for multilevel SVM can be 
validated (see Appendix A). Parts a to f of figure (5.13) present the line voltage for two, 
three, five, seven, nine, and eleven level inverters. The modulation index is 0.9 and the 
sampling frequency is 3 kHz, with an output frequency of 50 Hz. 
Figure (5.14a) shows the line voltage total harmonic distortion (THD) for three, five, 
seven, and nine level SVM. As expected, as the number of levels increases, THD 
decreases for a given modulation index. Figure (5.14b) presents the corresponding line 
voltage distortion factors (DF). Figure (5.14c) presents the fundamental component of 
the line voltage. The results are as would be expected. 
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Figure 5.13. Line voltage for: 
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Figure 5.14. Harmonic performance of multilevel SVM: 
(a) THD, (b) DF, and (c) the fundamental component 
5.4.2 Over modulation 
An example to illustrate the simplicity in simulating the algorithm for any number of 
levels, is shown in figure (5.15). Parts a and b of this figure represent the line voltage 
output for a 21-level inverter (have 213 = 9261 states) feeding a three-phase static load 
(R =1 Ohm, L= 10 mH) for a modulation index of 1 and 2 respectively. Higher levels 
of SVM are simulated with the same ease, with a 21-level example presented to clearly 
indicate the number of levels (41 levels / line voltage). 
20 
io 
0 
Q. ý 
b! 1 
. ter 
-10 
CC 
_in 
--- ---------- ------------------ ----------------- --------------- 
- 
--------------- 
------------------ 
---- ----------------------------- 
00 . 00 5 0.0 1 0.01 5 
tu ne, s 
(a) 
20 
10 
0 
a. ) 
0.02 
-------------------------------------------------------------- 
1ý 
---------- ---------- ---------- ------------ ----- ---------- 
---------------- ----------- ----------------- --------------- 
----------- ---- 
10 
c;. G 
-20 L 0.005 0.01 
(b) 
0.02 
Figure 5.15.21-level SVM for modulation index of (a) 1 and (b) 2 
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5.4.3 Alternative paths 
To demonstrate the use of the alternative paths, a state space model of the three-level 
neutral point clamped inverter (NPC) is simulated and three-level SVM is applied for a 
modulation index of 0.3 (to assure that the reference vector is inside the inner hexagon). 
The capacitor voltage is controlled using the parameter X (path redundancy) starting at t 
= 0.1 s. Parts a to c of figure (5.16) indicate the capacitor voltages, the load current, and 
the parameter X, respectively. When X=1, the lower capacitor will be loaded 
(discharge) and all the DC voltage will be impressed on the upper capacitor. Also, the 
load current converges to zero since the output voltage converges to zero. At t=0.1 s, X 
is controlled and the capacitor voltages reach balance after half a cycle. 
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Figure 5.16. Three-level NPC 
(a) capacitor voltages, (b) load currents, and (c) parameter X 
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5.5 Practical results 
The proposed algorithm is implemented using DSP software (Code Composer (see 
Appendix B)) and the DSP output to the AED-106 is the timing distribution of the states 
(to, t1, t2) and the corresponding states. The code execution time of 44 µs allows a 
switching frequency of up to 22 kHz, independent of the number of levels. PWM 
generation and the underlap time for the switches (640 ns) are implemented in the 
Xilinx chip. The digital increment reference period (DIRP) is 640 ns and this means the 
underlap time is 1 DIRP. The TTL PWM outputs from the AED-106 digital 1/0 pins, 
feed the gate drives of the inverter switches. 
The inverter is a 3-phase 5-level cascaded type (H-bridge) with a 3-phase R-L load (R = 
17 Ohm, L= 20 mH). The DC link is six 450 V/2200 µF capacitors, and the switching 
frequency is 3.051 kHz. As in section (5.3.3), a minimum value of 1.28 µs (1.35 µs can 
be approximated to 1.28 µs which represents 2 DIRP) is assumed for to/2, tl, and t2 to 
avoid dropping one of the nearest three states if the voltage vector lies on any triangle 
edge. Parts a and b of figure (5.17) show the output line voltage, phase current, and 
spectrums at a modulation index (ma) of 0.866. Parts c and d of figure (5.17) show the 
same outputs but for ma = 2. The low order harmonics in the current spectrum in part d 
of figure (5.17) are minimized with the proposed over modulation technique. 
5.6 Conclusion 
A systematic numerical analysis-based generalized algorithm, with fast DSP execution 
time, for multilevel SVM has been presented in this chapter. Practical execution time is 
fixed for a given number of levels, thus ensuring that the system switching frequency is 
not limited by computation time. Over modulation without pulse dropping is 
incorporated. The alternative path sequences can be utilized. The algorithm sequence 
can be summarized as follows: 
i. According to the number of inverter levels, the state matrix is generated from 
equations 5.1 and 5.2; 
ii. Using the reference voltage vector, over modulation is checked using equation 
(5.41) and the modulation index is calculated from equation (5.16); 
iii. The vector is localized, by determining the parameters a, b, - and h using equations 
5.13,5.14, and 5.15, and equations 5.11 and 5.12 give the sector and region 
numbers, respectively; 
iv. The sampling time is distributed for the nearest three vectors using equation 
(5.24); and 
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v. The sequence of the states is determined from look-up tables 5.2 and 5.3. 
Alternative path sequences can be utilized by using parameter X. 
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Figure 5.16. The output line voltage and phase current and spectra (semi log): 
(a) and (b) for modulation index (ma) = 0.866 
(c) and (d) for modulation index (ma) =2 
(power factor 0.938 lag) (100V/div & 2A/div) 
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Chapter 6 
New Multilevel SVM techniques 
In this chapter four new multilevel SVM techniques, (phase shifted SVM (PS-SVM), 
hybrid SVM (H-SVM), mapped phase shifted SVM (MPS-SVM), and mapped hybrid 
SVM (MH-SVM)), are investigated. The proposed techniques are validated by 
simulation using Matlab/Simulink and confirmed practically. 
6.1 Two-level SVM 
The two-level SVM technique involves vectorially equating the volt-second integral of 
a desired reference voltage vector to the nearest three states in space which are 
realizable by the inverter. 
For the two-level inverter shown in figure (6.1), a transformation from three to two 
phases is performed to obtain the reference vector magnitude: 
-1 -1 1Va 1-- va 
_22* 
(6.1) 
vQ 0 2 2vJ V 
The reference voltage vector magnitude is expressed as: 
(6.2) 
= 
(vä )2 + (v; )2 . 
2) 
hence the modulation index mQ is defined as: 
* (6.3) yref 
a= 
- E. cos 3 
Also, the vector angle is 
* (6.4) v 
0=tan- 
Va 
E 
Va 
Vb 
vc 
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Figure 6.1. The two-level inverter 
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Figure (6.2) represents the space vector states for the two-level inverter. The vertices of 
the hexagon represent the six active states of the inverter while the hexagon centre 
represents the 2 zero output states. For these states, '1' means that the upper switch of 
the inverter phase leg, shown in figure (6.1), is `on' and the lower switch is `off', and 
`0' means that the lower switch is `on' and the upper switch is `off'. Equating the volt- 
second integral over a sampling period (TS) of the reference voltage vector and the 
nearest three states gives: 
Vre f 'Ts -= VI . tI + V2. t2 + V0 . t0 +V .t r77 
where 
TS = t, +t2 + t0 +t7 
010 110 
sector 2 
sector 3\/ sector 1 
Oil 100 
sector 4/\ sector 6 
sector 5 
001 -101 
Figure 6.2. Space vector states 
(6.5) 
(6.6) 
The voltage vector states VI and V2 for all the six sectors are shown in Table 6.1, while 
the vectors Vo and V7 are the 000 and 111 states, respectively. The corresponding time 
periods to, tl, t2, and t7 are calculated from equations (6.5) and (6.6). 
t, = maTs sin -B 3 
t2 = maTs sin(O) 
Table 6.1. The states V1 and V2 in each sector 
FS 
ctor 
States 
VI V2 
1 100 110 
2 010 110 
3 010 011 
4 001 Oil 
5 001 101 
6 100 101 
(6.7) 
(6.8) 
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From equation (6.6): 
t0+t7 =TS-t, -t2 
It is assumed that to and t7are equally distributed so that: 
to = t7 =z (Ts - ti -t2) 
6.2 Phase shifted SVM 
(6.9) 
(6.10) 
A new SVM approach is proposed which overcomes the complexity of specifying 
normal multilevel space vector modulation. The method reduces DSP execution time, 
particularly as the number of levels increases. Superposition theory is applied to the 
multilevel inverter semiconductor switches. Conventional two-level SVM is applied to 
each three semiconductor switch group of the three-phases and their complementary 
groups in the multilevel inverter. A pre-calculated shift in time is introduced into the up- 
down counters of each switch group, then the output is summed and the required output 
voltage is obtained. 
The phase shift depends on the number of levels. The most important advantage of this 
approach is the simplicity in dealing with the multilevel inverter states which in turn 
reduces DSP execution time. But the advantage of redundant sequence paths is lost. 
6.2.1 Phase-shifted SVM (PS-SVM) implementation 
For the five-level cascaded multilevel inverter shown in figure (6.3), the 24 switches are 
divided into four-groups (each group represents a leg of one cell). These groups can be 
defined as follows: 
  (Sal, Sbl, S, 1) and their complementary 
(Sa4, Sb4, Sc4) and their complementary 
(Sa5, Sbs, Sc5) and their complementary 
  (Sag, Sb8, Sc8) and their complementary 
Two-level SVM is used for each group but the up-down counters are shifted in time as 
in the phase shift carrier based PWM control technique in [6.1 ], [6.2] . 
This time shift (tps) depends on the number of levels, m, and the sampling time, TS, 
tps - 
TS 
m-1 
(6.11) 
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Phase(a) Phase(c) 
0.5'1's 
(a) 
Figure 6.3. Three-phase, five-level cascaded multilevel inverter. 
The up-down counter used for the 3-level inverter is shown in figure (6.4a). The three- 
level inverter is divided into two groups, so there are two up-down counters shifted by 
T9/2. The up-down counts used for the five-level inverter are shown in figure (6.4b), 
where the up-down counters are shifted by T9/4. The times (to, t1, t2, and t7) are 
calculated using equations (6.7,6.8, and 6.10) and then compared with the shifted up- 
down counters to obtain the required output. The modulation index for m-levels is 
defined as 
V ref 
mQ = 
cos 6 
(6.12) 
where E is the voltage per unit cell. With this method, the switching losses are increased 
by (m-1) times that of normal multilevel SVM. But the carrier harmonics are shifted to 
(m-1)fs instead of fs, as with normal multilevel SVM, where fs = 1/TS. Also the 
complexity of the states in normal multilevel SVM, is avoided with PS-SVM. 
1 
A VO n is 
Phase(b) 
Crrier 1C rie 2 
Ci rieT 3 Cäkriof 4 
0 0.25Ts 0.5Ts 0.75Ts Ts 
(b) 
Figure 6.4. The up-down counters used for: (a) 3-level and (b) 5-level inverter 
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6.2.2 Simulation 
PS-SVM is simulated using Matlab/Simulink. Parts a to d of figure (6.5) show phase 
shifted SVM line voltages for three, five, seven, and nine levels, at a modulation index 
of 0.9 and a3 kHz switching frequency. Parts e to h of figure (6.5) show the power 
density spectrum in each case. The carrier related harmonics are concentrated at (m-1)fs 
and its multiples (at 6 kHz and its multiples, 12 kHz and its multiples, 18 kHz and its 
multiples, and 24 kHz and its multiples for 3,5,7, and 9 levels respectively). Normal 
multilevel SVM is simulated using Matlab/Simulink. Parts a to d of figure (6.6) show 
normal multilevel SVM line voltage for three, five, seven, and nine levels, at a 
modulation index of 0.9 and a3 kHz switching frequency. 
Parts e to h of figure (6.6) show the corresponding power spectrum densities. The 
harmonics are concentrated at fs and its multiples (at 3 kHz and its multiples for three, 
five, seven, and nine levels). 
Comparing the spectra of phase-shifted SVM (parts e to h of figure (6.5)) with normal 
multilevel SVM (parts e to h of figure (6.6)), the harmonic magnitudes of normal 
multilevel SVM are smaller relative to the corresponding phase-shifted SVM 
harmonics. Also the harmonics are concentrated around fs and its multiples in normal 
multilevel SVM while they are around (m-1)fS and its multiples in phase-shifted SVM. 
Parts a to d of figure (6.7) show the line voltage total harmonic distortion (THD) of PS- 
SVM and normal multilevel SVM for the four different levels respectively. From these 
figures, it is concluded that the THD of normal multilevel SVM is better than that of 
PS-SVM, for all modulation indices. 
Parts a to d of figure (6.8) compare the line voltage distortion factor (DF), of PS-SVM, 
normal multilevel SVM, and normal SVM with the same switching frequency per 
switch as in PS-SVM (2fs, 4fs, 6f5, and 8fs for the four different levels respectively). 
From these figures, for the same f,, it is concluded that the DF of PS-SVM is better than 
that of normal multilevel SVM due to the shift in the harmonic component to (m-1)fs 
compared to fs in normal multilevel SVM. The exception is for three-level SVM, where 
the harmonic component shifts for PS-SVM cannot compensate the increase in 
magnitude, which worsens the DF compared to normal multilevel SVM. 
Figure (6.9) shows the line voltage fundamental component of PS-SVM and normal 
multilevel SVM. It is concluded that the gains of both techniques are the same. 
124 
Chapter 6: New Multilevel SVM techniques 
4 
ü Iý i1ý 
0 0.01 
4 
cý. 
ö0 
ö 
aý ý 
-2 
6 
4 
C 
V 
a 
V, 0 
ro ö 
-2 N c 
J 
-4 
A 
I 
I 
I 
I I 
I 
I 
I 
I 
I 
L____J__ 
I 
_L __ 
I 
__J__ 
I 
I 
I I 
__J_ __L 
i 
0 0.01 0.02 0.03 
Time (s) 
(C) 
10 
5 
I- v a 
ö0 
ö 
> 
-5 :a 
0.04 
10 
--- -i ------ -+ 10 ý--=et7 ----_t; __-_r. J, G __-_t__--_ ---- -- -------- 
10 
=-__ 
LE °L __ -t-°&-_= EEQ-E-E- 
bA 
i- --i-- -- 4- -{- - 0 10 
E 
10 
p==cE_____ __ _ 
C 10 -_--_=1 
- 
10 
IO 
05 10 15 20 25 
Frequency (kHz) 
(e) 
Tr 1- 17 7T 
CC_EELL_S-C2=_ 
Cl 102 a 
E=E 
N 10 
C 
102 
II F, 
10' 
05 10 15 20 25 30 35 40 45 50 
Frequency (kHz) 
10' 
103 
102 
V 
00 
C 10' 
N 
10° 
C 
V 10' 
C_ 
102 
10.3 
_Y= 
_ 
E E_ EEEEEEEE E_ E_ _ I__ 
E__E__E__I__ 
05 10 15 20 25 30 35 40 45 50 
Frequency (kHz) 
(g) 
10' 
103 = 
_ý ----- -_ -_ -_ _-__ -_ -_ = 
cd 102 
_ _ý _______ N-__t__t_t__t__t 
V-=C 
_ 
0 1o' tk 
EE ---------------- E_ I_ 
Ld 10°ý 
E__EEI__ 3E 
0 10 
10-2 
-10 ý, E_i_ ý'117ý0I 11I=' 1ý' _ IIý''ýýIýIýI T''IýýýII 1 TR 0 0.01 0.02 0.03 0.04 10 Time (s) 05 10 15 20 25 30 35 40 45 50 
(d) 
Frequency (kHz) 
Figure 6.5. The line voltage using PS-SVM for: 
(a) three, (b) five, (c) seven, and (d) nine levels and their respective power density 
spectrum (e), (f), (g), and (h) at ma = 0.9 and fs =3 kHz 
iii 
ii 
ii 
ii 
-i - -ý -' 
iii 
iiý 
iii 
iii 
-----, ------r----- -ý ----- 
iii 
iii 
iiý 
iii 
i 
i 
125 
0.02 0.03 0.04 
Time (s) 
(a) 
-4' Mim® týýI 0 0.01 0.02 0.03 0.04 
Time (s) 
(b) 
Chapter 6: New Multilevel SVM techniques 
3r r- T 
2 'I 
II I 
0 CIO 
ö 
-z 
30 
0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 
time in seconds 
(a) 
6 
4 
2 
a 
o 
ö 
> 
-2 
-4 
0 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 
time in seconds 
(b) 
s 
6 
4 
Tr 
y0 
41 -' - III 
IIIII 
80 
[-i 
0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 
time in seconds 
(C) 
10 
5 
7 
d 
C 
0 
Ci0 
O 
> 
5 
10 
103 
N 
cd 102 
U 
O 10' 
10° 
O 
G) 10' 
102 
10*, 
0 
10° 
10' 
al 102 
U 
y 
O 10' 
cl 10° 
O 
C) 10_' 
r- 
10" 
in -3 
__ 
________c 
G 
-------+--+--+++ 
CC 
a If 
-III1 11 
', 
oil 
05 10 15 20 25 30 35 40 45 50 
Fre uency (kHz) 
10° 
103 
lzý 
cd 102 
U 
bA 
O 10' 
C 
4) 
10 
O 
6) 101 
10-2 
----t-ttttt23-= 
ATIN -T, =ý 
05 10 15 20 25 30 35 40 45 50 
Frequency (kHz) 
(g) 
104 
10' 
cd 102 
U 
10' 
10° 
O 
u 10' 
102 
-100 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 10.31 1I 
I'll ' 'I "tII 11111h It I 111' 11 111111111 11111 IP 1111111111 
05 10 15 20 25 30 35 40 45 50 
time in seconds 
(d) 
Frequency (kHz) 
Figure 6.6. Normal multilevel SVM line voltage for: 
(a) three, (b) five, (c) seven, and (d) nine levels and their respective power density 
spectrum (e), (f), (g), and (h) at ma = 0.9, fs =3 kHz 
'. 
IIIIIII 
IIIIIII 
IIIIII 
IIIIII 
I_ 
__ _I ___1____L___ 
I_ 
__ _I 
IIIIIi 
I 
___I___J__J___1_L___I___I____ 
i 
____I_ _I __1___1_____I__ _I ___ 
IIIII 
IIIII 
iii 
_ __ 
F_ 
_- 
C 
CC 
E_ C_ EEEE==3 
___-= 
t_ __ __ 
-------------------------- 
_E=E_E E_ E_ E1 
__E_C 
126 
5 10 15 20 25 
Frequency (kHz) 
e 
Chapter 6: New Multilevel SVM techniques 
350 
- 3-level norr 
300 3-level PS 
'_50 
e, 200 
150 
100- 
50- 
01 1 0.2 0.4 0.6 0.8 
Modulation index 
(a) 
nnn Lý 
1 
50F 
7-level normal 
9 7-level PS 
250 
200 
150 
100 
1 0.2 0.4 0.6 0.8 
Modulation index 
(b) 
1, 
1 
1ý 
0.2 0.4 0.6 0.8 1v0.2 0.4 0.6 0.8 
Modulation index Modulation index 
(c) (d) 
Figure 6.7. The line voltage THD of PS-SVM and normal multilevel SVM for: 
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(a) three, (b) five, (c) seven, and (d) nine levels 
127 
Chapter 6: New Multilevel SVM techniques 
8 
3-level normal & PSS 
- 5-level normal & PS 
6° 
7-level normal & PS 
c -$- 9-level normal & PS 
4 
C7 
0.2 0.4 0.6 0.8 1 
Modulation index 
Figure 6.9. Line voltage fundamental component of PS-SVM and normal multilevel SVM 
6.2.3 Practical results 
The proposed algorithm is implemented using DSP software (Code Composer(see 
Appendix C. 1)) and feeds the timing distribution of the states (to, tl, t2) and the 
corresponding states to the AED 106. The execution time of the program is 18 µs, 
independent of the number of levels while the execution time of a generalized algorithm 
for normal multilevel SVM is 44 µs. PWM generation and the underlap time for the 
switches (640 ns) are implemented in the Xilinx FPGA. To obtain the required shifted 
up-down counters, presettable up-down counters are configured in the FPGA. The 
inverter is a 3-phase 5-level cascaded type (H-bridge) with a 3-phase R-L load (R = 17 
Ohm, L= 20 mH). The DC link capacitors are six 450 V/2200 µF, and the switching 
frequency is 3.051 kHz. These parameters are used in all the schemes in this chapter. 
Parts a and b of figure (6.10) show the output line voltage, the phase current, and 
spectrums for phase-shifted SVM at a modulation index (ma) of 0.866. Parts c and d of 
figure (6.10) show the same outputs but for ma = 2. The low order harmonics in the 
current spectrum in figure (6.10d) are minimized with the proposed over modulation 
technique. 
Tek PreV u 
{ 
If! ýI i: 
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M4.0Om Al C; lit f 180mV . )00 i, 4 
Math 20.0 dB 1.50kHZ', i-# 9 
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Figure 6.10. The output line voltage and phase current and spectrums (semi log) for 
phase-shifted SVM (a) and (b) for modulation index (ma) = 0.866 (c) and (d) for 
modulation index (ma) =2 (power factor of 0.938 lag) (100V/div & 2A/div) 
The simulation results (harmonic position and switching frequency) for PS-SVM are 
validated by the practical results in figure (6.10). Table 6.2 summarizes a comparison 
between PS-SVM and normal multilevel SVM characteristics. 
Table 6.2. Comparison between PS-SVM and normal multilevel SVM. 
Phase shifted SVM Normal SVM 
Counter (m-1) counters shifted from each 
other by T/(m-1) 
Single counter 
Total number of switchings per 
fundamental cycle 
Higher, ((m-1) times that of 
generalized SVM) 
Lower 
Line voltage THD Worse Better 
Line voltage DF Better Worse 
Harmonic spectrum Shifted to (m-1)fs Shifted to f, 
Execution time 18 s 44 s 
Redundant sequence of paths No Yes 
Complexity The well-known 2-level SVM More complex 
dv/dt A transition of more than one level 
may be in the line voltage 
Lower 
States The 8-states of the well-known 2- 
level SVM are used 
More complex (m states for m- 
levels) 
Line voltage fundamental The same 
Number of levels Used for odd number of levels Used for odd and even number of 
levels 
6.3 Mapped phase-shifted SVM 
A new approach, mapped phase-shifted space vector modulation, for multilevel space 
vector modulation is presented. The approach is based on superposition theory, as in 
PS-SVM, where the conventional two-level SVM is applied to each three 
semiconductor switch group of the three phases and their complementary groups in 
multilevel inverter. For PS-SVM, shifted up-down counters used cause a 
bottleneck for 
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digital signal processor implementation. In the proposed approach, a mapping of the 
phase-shifted up-down counters to one up-counter is proposed, giving the same output 
as with PS-SVM. 
6.3.1 Mapped phase-shifted (MPS-SVM) implementation 
In PS-SVM as discussed, m-1 up-down counters are used with a phase shift of T,. "A(m-1) 
introduced between the counters. There remains a problem with using phase shifted up- 
down counters when DSP implemented. To overcome this problem, mapped phase- 
shifted SVM (MPS-SVM) is proposed. In MPS-SVM, the effect of the phase shifting 
the up-down counters is mapped into the sampling time distribution among the nearest 
three states thereby using only one up counter, yet producing the same output as in 
phase shifted SVM. In the following sub-sections, MPS-SVM is explained for the three, 
five, and seven levels. 
i. Three-level mapped phase shifted SVM 
In PS-SVM for the three-level cascaded type inverter shown in figure (6.11), there are 
two groups of semiconductor switches. The first group is Sal, Sbl, and Sc, and their 
complementary Sa3, Sb3, and Sc3. The second group is Sa4, Sb4, and Sc4 and their 
complementary Sae, Sb2, and Sc2. Note that the main switches of each group are in grey. 
These two groups can be treated as if they are separate two two-level inverters 
controlled by the conventional two-level SVM but with two up-down counters shifted 
by Ts,., 12, as shown in figure (6.12). Figure (6.13) indicates one switching cycle in sector 
1, for the two shifted up-down counters associated with the main switches of each 
group. 
Phase(a) Phase(b) Phase(c) 
Figure 6.11. Three-level cascaded inverter 
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first group 
second group ----- 
Figure 6.12. The two shifted up-down counters 
t7- cow 
t2- cow 
tl - counts 
to-cow 
C% 
Sal 
0 !b Sb: 
w Scl 
S, 4 
0 
Sys 
0 
Sc4 
Figure 6.13. A switching cycle of the two shifted up-down counters in three-level SVM. 
Mapping the 2 up-down counters into one up counter results in a rotating sequence (for 
sector 1) for the two groups as follows. For the first group, the sequence will be as 
shown in figure (6.14a), while the sequence for the second group will be as shown in 
figure (6.14b). 
000 100 110 111 111 110 100 T000 
t, t2 -ºi t7 t7tz 
ºI tý to 
TS 
`'5W 
(a) 
111 110 100 000 000 100 110 111 
tý t2 tl 
ýºý 
t2l t7 
TS 
TSW 
(b) 
Figure 6.14. The sequence of states for the two groups in three-level inverter: 
(a) the first group and (b) the second group 
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ii. Five-level mapped phase-shifted SVM 
In phase shifted SVM for the five-level cascaded type inverter shown in figure (6.15), 
there are four groups of semiconductor switches. 
Group 1: is Sal, Sbl, and Scl and their complementary Sa3, Sb3, and Sc3. 
Group 2: is Sa4, Sb4, and Sc4 and their complementary Sae, Sb2, and Sc2. 
Group 3: is Sa5, Sbs, and Sc5 and their complementary Say, Sb7, and Sc7. 
Group 4: is Sag, Sbg, and Sc8 and their complementary Sah, Sb6, and Sch. 
The main switches of each group are shown in grey. The four groups can be treated as if 
they are four separate two-level inverters controlled by conventional two-level SVM but 
with four up-down counters each shifted by Ts, J4, as shown in figure (6.16). Mapping 
of the up-down counters for the first and second groups is the same as in section (6.3.1 i) 
Mapping of the up-down counters for the third and fourth groups involves two cases. 
Figure 6.15. Five-level cascaded inverter 
%. X" 
` f .' 
` ' . ol 
/I/I ' 
1. 
/ 
I/ 
first group 
second group ----- 
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fourth group 
TSW/4 
I'll 
Figure 6.16. The four shifted up-down counters 
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  Case (1): t7 +t2 <ZT, 
Figure (6.17) illustrates case (1) for the third and fourth groups, over one switching 
cycle. The condition for case (1) is t7 + tZ <2 TS 
The third group sequence starts and ends with a state corresponding to time (t1), as 
shown in figure (6.18a). The start time (t1Start) is defined as: 
-' 6.13 t]start 2 
T+ 
- t0 
() 
while the end time (trend) is defined as: 
-! tlend -2 
Ts 
- t7 - t2 
(6.14) 
and the sequence of states is indicated in figure (6.18a) 
t7-coup 
t2-coun[s 
Fourth Third group 
tl-counts Ts-counts 
to-counts 
T 
n, Se 
O 
.d 
SO 
St S 
1 
tlstart 2to tl t2 2t7 t2 lend 
? Saß 
S68 
O 
sc8 
is 
t2 2t7 t2 : tl 2t0 t 1@nd 
T5W 
Figure 6.17. One switching cycle of the up-down counters of the third and fourth group 
in five-level inverter in case (1) 
For the fourth group, the sequence starts and ends with the state corresponding to time 
(t1), as shown in figure (6.18b). The start time (t11 start 
) is defined as: 
_ 
(6.15) t]srarr -2T5- t7 - t2 
while the end time (t; end) 
is defined as: 
1T- (6.16) t1 
end -2st0 
and the sequence of states is indicated in figure 
(6.18b). 
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r100 000 100 110 111 110 100 100 110 111 110 100 000 100 
to Cý tIstart 2 " 
~f~ºI~ý 
tlend t t2 L[ t2 L L[ Istart I0t lend 
T,, = 2T, Tsw = 2T, 
(a) (b) 
Figure 6.18. The sequence of states for the third and fourth group in case (1) for the 
five-level inverter 
(a) the first group and (b) the second group 
  Case (2): t, + t2 >_ Z T, 
Figure (6.19) illustrates case (2) for the third and fourth groups, over one switching 
cycle. The condition for case (2) is t7 + t2 >_ 2 T, 
The third group sequence starts and ends with a state corresponding to time (t2), as 
shown in figure (6.20a). The start time (t2stan) is defined as: 
t2start 
21 
Ts 
-to - tl 
while the end time (t2end) is defined as: 
t2 
end 
-- 12 Ts - t7 
and the sequence of states is indicated in figure (2.20a) 
Fourth group Third group 
t7- cow 
t2- cotes 
tl-counts 
to- cow 
Sb5 
Sc5 
-ý t2 2t7 t2 end t2st11tl 2t0 
"' il : 
S s ä ' 
Sb8 
S 8 c 
TS counts 
(6.17) 
(6.18) 
12stertT 2t7 
II_ t2-1 tl I 2t0 I t1 It`2 
T 
Figure 6.19. One switching cycle of the up-down counters of the third and fourth group 
in five-level inverter in case (2) 
For the fourth group, the sequence starts and ends with the state corresponding to time 
(t2), as shown in figure (6.20b). The start time (tzstart ) is defined as: 
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-_ 1 t2start 2 
TS 
- t7 
while the end time (t; efld) 
is defined as: 
t2end 
2 
,T, 
-to - t( 
(6.19) 
(6.20) 
and the sequence of states is indicated in figure (6.20b). 
110 100 000 100 110 111 110 
t2start t1 2t0 tl t2 2t7 t2end 
TS, N = 2TS 
(a) 
110 111 110 100 000 100 110 
t 2start 
2t7 t2 tý t 2end 
TS, N = 2Ts 
(b) 
Figure 6.20. The sequence of states for the third and fourth group in case (2) for the 
five-level SVM 
(a) the first group and (b) the second group 
iii. Seven-level mapped phase shifted SVM 
The seven-level cascaded type inverter is shown in figure (6.21) and as with three and 
five level SVM, this inverter can be divided into six groups. The main switches of these 
groups are shaded grey. These six groups can be treated as if they are six separate two- 
level inverters, controlled by the conventional two-level SVM but with six up-down 
counters each shifted by TJ6, as shown in figure (6.22). 
The first and second groups are mapped as in three-level SVM. Mapping of the remain 
four groups involves three cases. Figure (6.23) indicates one switching cycle for each of 
theses groups, for the three different cases and Table 6.3 summarizes the conditions and 
sequences for each case. 
Phase(a) Phase(b) 
Phase(s) 
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Figure 6.21. Seven-level cascaded inverter 
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Figure 6.22. The six shifted up-down counters 
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Fifth group 
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Figure 6.23. One switching cycle of the up-down counters of the third, fourth, fifth, and 
sixth groups for the three different cases 
T, -counts 
Generally speaking, for levels higher than seven, there will be (m-1) groups. The first 
and second group will be as in three-level SVM. The other (m-3) groups, each have 
three cases, which are dependent on the number of levels (as discussed with three, five, 
and seven level SVM). 
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Table 6.3. The conditions and sequences for the three different cases for the third, 
fourth, fifth, and sixth groups 
Third group 
Case tý)3T + _LT =t t ) , otart , 0 000 100 110 111 110 100 000 
tt-IT 
Oend 03s 
t0stan CI CZ Lt7 'r t2 tI COend 
Tv=2T5 
C 2) 1 1 ase( to <3- T, & to + tl -3 
T. tlstart =3 Ts - to 100 000 100 110 111 110 100 
-2 tlend 
3 
Ts t7 t2 
[Istan 2t0 CI t2 20 [lend 
Ttw = 2Ts 
(3)e 
t0 + t1 <; T, t2 
start 
=; T, - to - tl 110 100 000 100 110 111 110 
2 TS t2end 
3 
Ts 
- t7 
tj 2t0 tI C2 2[7 t2end 
T_=2Ts 
Fourth group 
Case 1Ts. t7 -3 +_L TS t7 start -t7 +3 
Ts 110 100 000 100 110 111 
_ t7end = t7 3 
Ts 
[7start t2 t! 2t0 tI t2 t7end 
TSB, =2T, 
Case t7 <3 TS & t7 + t2 3 Tr t2start -- Ti - t7 110 111 110 100 000 100 110 (2) 
- 
-IT 
t2end 
3s- 
t0 - tl 
t2stan 2t7 t2 CI 2t0 ti t2end 
Ts, = 2T, 
C 1 ' ase 
(3) 
T t +t < 723s -T -t -t t- ]start 3s72 100 110 111 110 100 000 100 
? ý7-ý tlend 
3 1"s - 
to [Istart t2 `2 2 to Ciend 
T,,,. = 2T5 
Fifth group 
L Ts t7 >3 Ts t7start = t7 3 
Ts 
111 110 100 000 100 I10 111 
_L 
TS t7end - 
t7 +3 Ts. 
4 
t2 ti 2tU t2 C7end 
Ttw = 2Ts 
Case 
2 
t <-T &t + t/ 73s72>3 
Ts 
_ 
t2start 
3 
Ts - t0 - tl 110 100 000 100 110 111 110 
( ) 
-] t2end 3 
Ts 
-t 7 
[2start [ tI 20 C2end 
T, w=2T, 
Case t7 +t 
2<j 
Ts tlstart -3 
Ts - t0 100 000 100 110 1 11 110 100 
1 
tlend 
3 
Ts - t7 - t2 
Clstart 2t0 tI t2 2t7 t2 tiend 
T5w = 2Ts 
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Sixth group 
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1 
t0 >31s T. t0 
ctart - 
t0 
(1) 3 . 
000 100 110 111 110 100 000 
t t + 
Oend 0 i 
T. 
10slart tJ t2 2t7-l- t2 ti tOend 
Ty=2Ts 
Case t <'-T& t+ t >! T IT ?T -t t -t (2) . ,0 1- 3 03 lstart ?1 .c 7 2 100 110 111 110 100 000 100 
-_ 
/ 7ý t 
lend Ts- 
t0 º{4 ºýf--1. .4 ºi tIslart t2 2t7 12 *--Fl 2t0 tiend 
T, = 2T5 
Case t +t <T _? 
T 
(3) o l s 
t2. 
ctart 3 s- 
t7 
110 II1 1 10 100 000 100 1 10 
] 
t2end 
3 
Tc 
-t 0- 
tl 2P rl Gl0 t2start 
4 
t2end 
T, w = 2Ts 
6.3.2 Simulation 
MPS-SVM is simulated using Matlab/Simulink. Parts a to c of figure (6.24) show the 
line voltage for MPS-SVM with three, five, and seven levels at a modulation index of 
0.9 and a3 kHz switching frequency. Parts d to f of figure (6.24) show the 
corresponding power density spectrum. The harmonics are concentrated at (m-1)f5H, and 
its multiples (at 6 kHz and its multiples, 12 kHz and its multiples, and 18 kHz and its 
multiples for three, five, and seven levels respectively). 
6.3.3 Practical results 
The proposed MPS-SVM algorithm is implemented using DSP software (Code 
Composer (see Appendix C. 2)) which calculates the timing distribution of the states (to, 
tl, t2, and 0 and the corresponding states for the AED 106. The execution time of the 
control algorithm for MPS-SVM is 26 µs while it is 44 µs for generalized multilevel 
SVM (and 18 µs for PS-SVM). PWM generation and the underlap time for the switches 
(640 ns) are implemented in Xilinx. Figure (6.25) indicates the PWM signal to switch 
Sal and its spectrum. Parts a and b of figure (6.26) show the output line voltage, the 
phase current, and spectrums for MPS-SVM at a modulation 
index (ma) of 0.866 (linear 
modulation). Parts c and d of figure (6.26) show the same outputs 
but for ma =2 (over 
modulation). 
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Figure 6.24. Simulated line voltage using MPS-SVM for 
(a) three, (b) five, and (c) seven levels and their respective power density spectrum (d), 
(e), and (f) at ma = 0.9, fsw =3 kHz 
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Figure 6.25. The PWM signal to the gate drive of Sal and its spectrum 
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Figure 6.26. Practical output line voltage and phase current and spectrums (semi log) for 
MPS-SVM (a) and (b) for modulation index (ma) = 0.866, (c) and (d) for modulation 
index (ma) =2 (power factor of 0.938 lag) (100V/div & 2A/div) 
From figures (6.1Oa) and (6.26a), it can be concluded that the spectrum of figure (6.1Oa) 
(PS-SVM) is better than that of figure (6.26a) (MPS-SVM) because in MPS-SVM the 
starting and end times of the third and fourth groups are truncated. 
6.4 Hybrid SVM 
A new SVM approach is proposed to reduce DSP implementation complexity for levels 
higher than three. The multilevel inverter is subdivided into groups of three-level 
inverters and the three-level space vector modulation is applied to each group. 
6.4.1 Hybrid (H-SVM) implementation 
The five-level cascaded multilevel inverter shown in figure (6.27) is subdivided into 
two three-level inverters. Three-level SVM is used for each group but the two up-down 
counters used for each group are shifted in time, as in the phase shift carrier based 
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PWM control technique in [6.1], [6.2]. This shift in time (tts) depends on the number of 
levels, m, and the sampling time, TS, 
_ 
2TS (6.21) 
tP" 
m-1 
The two up-down counters, shifted by Ts12, used for the five-level inverter are shown in 
figure (6.28a). The up-down counters used for the seven-level and nine-level inverters 
are shown in parts b and c of figure (6.28), where the up-down counters are shifted by 
T9/3 and Ts14, respectively. 
Phase(a) Phase(b) Phase(c) 
Figure 6.27. Three-phase five-level cascaded multilevel inverter. 
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Figure 6.28. The up-down counters used for: 
(a) five-level, (b) seven-level, and (b) nine-level inverter 
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The modulation index for rn-levels is defined as 
mit = 
Vref 
(m -1) E cos 
7 
6 
(6.22) 
With this modulation method, the switching losses are increased by (m-1)/2 times that 
of normal multilevel SVM. But the harmonics are shifted towards (m-1)fß/2 instead offs 
as with normal multilevel SVM, where fs =s. But the complexity of the states in 
normal multilevel SVM is avoided with H-SVM. 
6.4.2 Simulation 
H-SVM is simulated using Matlab/Simulink. Parts a to c of figure (6.29) show the line 
voltage for H-SVM with five, seven, and nine levels at a modulation index of 0.9 and a 
3 kHz sampling frequency. Parts d to f of figure (6.29) show the corresponding power 
density spectrum The harmonics are concentrated at (m-1)fß/2 and its multiples (at 6 
kHz and its multiples, 9 kHz and its multiples, 12 kHz and its multiples for five, seven, 
and nine levels respectively). 
Comparing the spectra of H-SVM (parts e to h of figure (6.29)) with normal multilevel 
SVM (parts e to h of figure (6.6)), the harmonic magnitudes of normal multilevel SVM 
are smaller relative to the corresponding H-SVM harmonics. 
Parts a to d of figure (6.30) allow comparison of the line voltage total harmonic 
distortion (THD) of H-SVM and normal multilevel SVM. From these figures, it is 
concluded that the THD of normal multilevel SVM is better than that of H-SVM for all 
modulation indices. 
Parts a to d of figure (6.31) compare the line voltage distortion factor (DF) of H-SVM, 
normal multilevel SVM, and normal multilevel SVM with the same effective switching 
loss as H-SVM (2fs, 3f, and 4fs for five, seven, and nine levels respectively). 
From these figures, for the same fs, it is concluded that the DF of H-SVM is better than 
normal multilevel SVM, due to the harmonic component being shifted to 
(m-1)fß/2 
compared to fs in normal multilevel SVM (except 
for five-levels, where the shift in 
harmonic components for H-SVM cannot overcome the harmonic magnitude 
increase 
which worsens the DF). When both techniques are normalized using 
the same effective 
switching frequency, the DF curves of H-SVM converge to 
those of normal multilevel 
SVM as the number of levels increases, as shown 
in parts a to d of figure (6.31). 
Figure (6.32) indicates the line voltage fundamental component of H-SVM and normal 
multilevel SVM. It is concluded that the performance with 
both techniques is the same. 
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Figure 6.29. Simulated line voltage using H-SVM for: 
(a) five, (b) seven, and (c) nine levels and their corresponding power density spectrum 
(d), (e), and (f) at ma = 0.9, fs =3 kHz 
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Figure 6.30. The line voltage THD of H-SVM and normal multilevel SVM for: 
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Figure 6.31. The line voltage DF of H-SVM and normal multilevel SVM for: 
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Figure 6.32. Line voltage fundamental component of H-SVM and normal multilevel SVM 
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6.4.3 Practical results 
The execution time of the DSP program is 20 µs, independent of the number of levels 
(see Appendix C. 3). To obtain the required shifted up-down counters, presettable up- 
down counters are configured in Xilinx. Parts a and b of figure (6.33) show the output 
line voltage, the phase current, and spectra for H-SVM at a modulation index (ma) of 
0.866. Parts c and d of figure (6.33) show the same outputs but for ma = 2. The low 
order harmonics in the current spectrum in figure (6.33d) are minimized with the 
proposed over modulation technique. The simulation results (harmonic position and 
switching frequency) comparing normal multilevel SVM and H-SVM are validated by 
the practical results in figure (6.33). Table 6.4 summarizes the characteristics of H-SVM 
and normal multilevel SVM. 
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Figure 6.33. Practical output line voltage and phase current and spectrums (semi log) for 
H-SVM (a) and (b) for modulation index (ma) = 0.866 (c) and (d) for modulation index 
(ma) =2 (power factor of 0.938 lag) (100V/div & 2A/div) 
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Table 6.4. Comparison between the H-SVM and the nr, rmal miiltilpVPI .. 'VM 
Hybrid SVM (H-SVM) Normal multilevel SVM 
Counter (m-1)/2 counters shifted from each 
other by 2T, /(m-1) 
Single counter 
Total number of switchings per 
fundamental cycle 
Higher, ((m-1)/2 times that of 
normal multilevel SVM) 
Lower 
Line voltage THD Worse Better 
Line voltage DF Better Worse 
Harmonic spectrum Shifted to (m-1)fJ2 and its 
multiples 
Shifted to f, and its multiples 
Execution time 20 s 44 ps 
Redundant sequence of paths For three level only Yes 
Complexity The three level SVM More complex 
dv/dt A transition of more than one level 
may be presented in the line 
voltage 
Lower 
States The 27-states of the three level 
SVM are used 
More complex (m 3 states for m- 
levels) 
Line voltage fundamental The same 
Number of levels Used for odd number of levels Used for odd and even number of 
levels 
6.5 Mapped hybrid SVM 
This new approach utilizes three-level space vector modulation as a PWM control 
technique for the five-level cascaded type inverter. The phase-shifted up-down counters 
used in H-SVM are mapped to one up-down counter. The most important advantage 
obtained by this approach is the simplicity in dealing with the states of the five-level 
inverter, which reduces DSP execution time. 
6.5.1 Mapped hybrid SVM (MH-SVM) implementation 
Three-level SVM is represented as in the phase disposition carrier based PWM 
technique in [6-1], [6.2]. Figure (6.34a) represents region four in sector one. Phases a, b, 
and c are assumed constant during a switching cycle. Figure (6.34b) 
indicates the states 
rotation sequence in that region. To represent another three-level 
SVM group but with 
the up-down counter shifted by TS/2, the phase-disposed carrier used will 
be as shown in 
figure (6.34c), and the rotating state sequence is shown in figure (6.34d). 
It can be 
concluded that the state sequence in figure (6.34b) 
is the reverse of figure (6.34d). So to 
obtain the same five-level H-SVM output, the three-level 
SVM is applied twice but with 
one sequence reversed. 
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Figure 6.34. Representation for one switching cycle in sector one region four for both 
up-down counter: (a) first up-down counter and (b) its state transitions, and (c) second 
up-down counter and (d) its state transitions 
6.5.2 Simulation 
Five-level MH-SVM is simulated using Matlab/Simulink. Figure (6.35) shows the line 
voltage and the power spectrum of the line voltage for five-level MH-SVM at 
modulation index of 0.9 and 3 kHz switching frequency. 
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Figure 6.35. Simulated five-level line voltage at ma = 0.9 and fs,, =3 kHz for 
(a) MH-SVM and (b) its power spectrum 
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6.5.3 Practical results 
The algorithm DSP execution time is 20 µs for both five-level MH-SVM and H-SVM 
(see Appendix C. 4). Parts a and b of figure (6.36) show the output line voltage, the 
phase current, and spectra for MH-SVM at a modulation index (ma) of 0.866. The 
simulation and the practical results show a good agreement. 
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Figure 6.36. Practical output line voltage and phase current and spectra (semi log) for 
MH-SVM (a) and (b) for modulation index (ma) = 0.866 (c) and (d) for modulation 
index (ma) =2 (power factor of 0.938 lag) (100V/div & 2A/div) 
6.6 Conclusion 
PS-SVM has the shortest execution time while retaining many of the advantages of 
SVM for multilevel inverters. The harmonic spectrum of this scheme is worse in terms 
of THD when compared to normal multilevel SVM, but superior if a DF figure of merit 
is used. The penalty of using this technique is the increased number of switching 
transitions, which gives increased switching losses. In practice, this may be a decisive 
limiting feature. 
The advantage of the MPS-SVM over the PS-SVM is that it needs only one up-counter 
which in turn suits DSP-implementation. But DSP execution time 
for MPS-SVM is 
increased and increases as the number of levels increases. Also the asymmetrical 
sampling property is not a feature of MPS-SVM. 
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H-SVM has a shorter execution time while retaining many of the advantages of normal 
SVM for multilevel inverters. The harmonic spectrum is worse in terms of THD when 
compared to normal multilevel SVM, but superior if a DF figure of merit is used (for 
more than five levels). The penalty is the increased number of switching transitions 
which in turn leads to increased switching loss. 
MH-SVM for the five-level inverter allows faster sampling times to be achieved while 
retaining many of the advantages of normal SVM for multilevel inverters. It overcomes 
the problems of using phase shifted counters in H-SVM. The penalty is the increased 
number of switching transitions which leads to increased switching loss, compared to 
normal multilevel SVM. 
In all cases, for a given switching frequency per switch, conventional SVM is better in 
terms of THD and DF, but result in the longest DSP execution time, which depends on 
the number of levels. Table 6.5 summarizes the features of phase shifted, hybrid, and 
conventional SVM. 
Table 6.5. Features of the phase shifted, hybrid, and conventional SVM 
Phase shifted SVM Hybrid SVM (H-SVM) Normal multilevel SVM 
Counter (m-1) (m-1)/2 one 
Total number of switchings 
er fundamental cycle 
(m-1)fs (m-1)fs/2 fs 
Line voltage THD 
Line voltage DF * ** *** 
Execution time 18µs 20µs 44µs 
Complexity * ** *** 
dv/dt *** ** 
Line voltage fundamental The same 
*** highest, ** mid, * lowest 
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Active Power Filters 
7.1 Harmonics 
A harmonic is a component of a periodic wave having a frequency that is an integral 
multiple of the fundamental power line frequency. 
7.1.1 Harmonic Production 
Harmonics are a by-product of modern electronics. They occur frequently because of a 
large number of personal computers (single phase loads), uninterruptible power 
supplies (UPS), variable frequency drives (AC and DC) or any electronic equipment 
using solid state power switching supplies to convert incoming AC to DC/AC. Non- 
linear loads produce harmonics by drawing current in abrupt short pulses, rather than in 
a smooth sinusoidal manner. The terms "linear" and "non-linear" define the 
relationship between current and voltage. A non-linear load has a discontinuous current 
relationship that does not correspond to the applied voltage waveform. 
The point of common coupling (PCC) is the location where the harmonic voltage and 
current distortion are measured or calculated. The PCC can be on the primary or 
secondary of a utility transformer or at the service entrance of the facility. 
7.1.2 Effects and Negative Consequences of harmonics 
High levels of harmonic distortion can lead to distribution system problems and may 
cause other equipment to shutdown [7.1]. Distortion problems can be severe in small 
power networks where impedance may be significant, resulting in increased voltage 
distortion at the PCC [7.2]. Harmonics may adversely affect conductors, capacitors, 
fuses, transformers, generators, meters, supplies, computers, telephones, etc. 
7.2 Types of Harmonics 
7.2.1 Current source harmonics 
For thyristor inverters with inductive loads, the harmonic current content and 
characteristics are less dependent of the AC side, 
hence this type of harmonic source 
behaves like a current source [7.3]. Thus they are called a harmonic current source and 
are represented as a current source. 
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7.2.2 Harmonic voltage sources 
Another typical harmonic source is that of diode rectifiers with DC smoothing 
capacitors. Generally the impedance of capacitors decreases at higher frequencies [7.3]. 
Connecting large capacitance to the DC side of the diode rectifier causes a much lower 
impedance for harmonics. The harmonic current amplitude on the AC side is greatly 
affected by the impedance of the AC side. Therefore, a diode rectifier behaves like a 
voltage source (rather than a current source). 
7.2.3 Problems of harmonic compensation for harmonic voltage sources 
It is common to attempt to use shunt active filters for harmonic compensation of 
harmonic voltage sources. However, the impedance of the diode rectifier to harmonics 
is not much higher than that of the source side. So the compensation current injected by 
the shunt active filter flows into both the source and diode rectifier. Therefore shunt 
active filters can not cancel the harmonics completely but may cause problems such as 
enlarging the DC ripple and AC peak current of the diode rectifier. To avoid these 
problems, F. Z. Peng et al. showed that added series inductance is required [7.4] if a 
shunt active filter is used. In [7.4] the use of a series active filter is proposed to 
overcome these problems. 
7.3 Passive Filters 
To solve the problem of harmonics, two approaches have been considered in the last 
two decades. In the first approach, better AC current inverters with sinusoidal current 
and controllable power factor on the AC side have been studied and the problem is 
therefore avoided. This solution can be used in new products. For non-linear loads 
already in use, compensation by either passive or active filters is the normal solution. 
Traditionally, the passive filter, capacitor bank, and thyristor control reactor (TCR) are 
used to filter the harmonics and to compensate the reactive current due to non-linear 
loads [7.5]. Advantages of passive filters are easy maintenance, less expensive, and less 
complexity, however, in practice these filters have many disadvantages [7.6]-[7.10]. 
  As both the harmonic and the fundamental current components flow into the 
filter, the filter capacity must be rated by taking into account both current 
components. 
  When the harmonic current components increase, the filter can be overloaded. 
  Parallel resonance between the power system and the passive filter causes 
amplification of harmonic currents on the source side at a specific 
frequency. 
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' De-tuning of the harmonic frequency with aging of the passive components. 
' Filtering characteristics are dependent on the source impedance which is 
usually not accurately known and may change with network configuration. 
' The filter can cause series resonance with the source leading to large currents 
flowing through the device. 
  The operating frequency of the AC system varies around its nominal value as 
the loading condition of the system changes and, therefore, the sharpness of ac 
filters need to account for these changes. 
' They only filter the frequencies they were previously tuned for. 
' Designing AC passive filters is not a trivial task. It tends to be so complex that 
the practical meaning of its results can easily become lost. 
0 There are constraints on the choice of filter component values so as to 
compromise the requirements on AC-current harmonic flow in the AC system 
and on reactive power supplied. 
7.4 Thyristor Controlled Reactor 
Thyristor based static VAR compensators (SVC's) for reactive power flow control were 
first developed in the late 1960s and are commonly used today by power utilities. These 
can be used in either a thyristor switched capacitor (TSC) configuration or as a thyristor 
controlled reactor (TCR) [7.10]. The TCR is designed to supply variable reactive power 
instead of the capacitor bank for fixed reactive power. Nevertheless, in order to provide 
variable reactive power, the TCR capacitor must be complemented by an inductor. 
Moreover, the TCR cannot provide instantaneous reactive power because of its inherent 
time delay. The conventional passive filter and TCR cause leading or lagging current by 
repeatedly accumulating energy in the energy storage elements and then releasing it 
back into the system. 
7.4.1 Reactive Power Compensation 
Reactive power is normally compensated by using conventional techniques such as 
thyristor-controlled reactors and capacitors [7.11]. It is not common to use sophisticated 
active power filter circuits in order to compensate only for reactive power. Reactive 
power compensation is mainly suited for low power applications 
due to the fact that the 
amount of current needed is of the same order as the rated 
load current. It would be poor 
utilization of sophisticated equipment to tackle correction without the use of other 
power factor correction devices. 
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7.5 Loading Power and Power Factor 
Traditionally, active power, defined as the average value of the product of voltage and 
current, has been recognized to cause real electric energy flow between two sub-systems 
[7.12]. Conversely, reactive power, defined as a conservative and orthogonal term to 
active power, has been considered to cause no real energy flow but increases the steady 
state current in sinusoidal systems. 
7.5.1 Loading power definition 
Loading power [7.13] can be divided, as shown in figure (7.1), into: 
Active power is defined as the average rate of the energy transfer from the 
source to the load over an interval of time. Active current [7.14] is defined as 
the minimum effective current associated with the transfer of the average 
power to the load over a predefined period. 
  Fictitious power includes all components of power that cause the loading 
power to be higher than the active power. 
  Reactive power can be divided into fundamental and residual power. The 
fundamental reactive power is the cross product of the fundamental component 
of voltage and current. While the residual reactive power component is the 
difference between the reactive and the fundamental reactive powers. For a 
single-phase circuit, reactive power is the power that circulates between the 
source and the load. While in poly-phase circuits, reactive power is the power 
that circulates between the source and the phases and the power that circulates 
among phases. 
  Deactive power is associated with the non-similarity or uncorrelation between 
the voltage and current waveforms. For this reason the deactive power can be 
called uncorrelated fictitious power. 
Loading power 
Active power I Fictitious power 
Reactive power II Deactive power 
Fundamental II Residual 
Figure 7.1. Loading power components 
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7.5.2 Power factor definition in 3-D space current coordinate system 
In this definition, the current is expressed in terms of three mutually orthogonal 
components [7.15]- active, reactive, and distorted components as shown in figure (7.2). 
Therefore, their r. m. s. values fulfil the following relationships 
12=Iä+Ir+Id (7.1) 
I2 = I; +12 (7.2) 
where J2 J2 
ä+ 
12 (7.3) 
r 
where I: system r. m. s. current 
IQ : active r. m. s. component of I 
Ir : reactive r. m. s. component of I 
Id : distorted r. m. s. component of I 
Il : fundamental r. m. s. component of I 
If the supply voltage is an undistorted sinusoidal waveform, then only the fundamental 
component of the system current contributes to average power flow. So the power factor 
angle shown in figure (7.2) can be expressed as 
COS(O) =a 
(7.4) 
I 
and the total harmonic distortion (THD) can be expressed as (see figure (7.2)): 
THD = 
Id (7.5) 
- I] 
Ir 
Figure 7.2.3-D space current coordinate system 
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7.6 Active Power Filters 
Active power filters are divided into AC and DC filters [7.16]. Active DC filters have 
been designed to compensate for current and/or voltage harmonics on the DC side of 
thyristor inverters for HVDC systems and on the DC link of a PWM rectifier/inverter 
for traction systems [7.17]-[7.21]. AC active filters, generally known as active filters 
(AFs), are also called active power line conditioners, instantaneous reactive power 
compensators, active power filters, and active power quality conditioners [7.22]. AFs 
are a mature technology for providing compensation for harmonics, reactive power, 
and/or neutral current in ac networks. AFs are also used to eliminate voltage harmonics, 
to regulate terminal voltage, to suppress voltage flicker, and to improve voltage balance 
in three-phase systems [7.22]. Active power filters, rather than passive filters, have 
better harmonic compensation characteristics for coping with impedance variation of the 
AC power line and the frequency variation of harmonic currents. A voltage source 
PWM inverter is usually used in active power filters (APF) and VAR compensators. A 
voltage source APF has a capacitor on the DC side with constant DC voltage whereas a 
current source APF has an inductor with constant DC current. Although the voltage 
source type is better with regards to losses and filter capacity to eliminate PWM carrier 
harmonics, the current source type is better with regards to dynamics of compensating 
current as well as reliability and protection [7.7]. Active filters have a few 
disadvantages [7.10] : 
  The initial and running costs, losses, and complexity of an active filter are 
much higher than that of a passive filter. 
  It is difficult to build an active filter with both a high power rating and a fast 
dynamic current response. 
Depending on the topology, the APF can be classified as series, shunt, or unified power 
quality conditioner which uses a combination of both. Combinations of active series and 
passive shunt filtering are known as hybrid filters [7.22]. 
The maximum harmonic order to be suppressed has no theoretical limit, and is 
determined by the switching pattern of the active filter. Injecting PWM current enables 
the harmonic components of orders not greater than the pulse number per half cycle, to 
be removed completely [7.23]. If harmonic components change in magnitude and 
frequency, active filters can continue to function without changing any components. 
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7.6.1 The current source inverter as an APF 
This inverter behaves as a nonsinusoidal current source, providing the harmonic current 
requirements of the nonlinear load. A diode is used in series with the self-commutating 
device (IGBT) for reverse voltage blocking [7.22]. However, GTO-based configurations 
may not need the series diode, but have a restricted switching frequency. The inverters 
are considered sufficiently reliable, but have high losses and require high capacitance. 
Moreover, they are difficult to use in multilevel or multistep modes to improve 
performance at higher power levels. 
7.6.2 The voltage source inverter as an APF 
The voltage source APF has a self-supporting dc voltage bus with a large dc capacitor 
[7.22]. It has become more dominant since it is lighter, cheaper, and easily expandable 
to multilevel and multistep versions. It is more popular in UPS-based applications, 
because in the presence of the mains, the same inverter bridge can be used as an AF to 
eliminate harmonics in critical nonlinear loads. 
7.6.3 Shunt active power filter 
Parallel filters have the advantage of carrying only the compensation current plus a 
small amount of active fundamental current supplied to compensate for system losses 
[7.24], [7.30]. 
7.6.4 Series active power filter 
The series active filter does not compensate for load current harmonics but acts as a 
high-impedance to the current harmonics from the power source side. Series active 
filters are less common industrially than their rivals, parallel active filters. This is 
because they have to handle the full load current, which increases their current rating 
considerably compared with parallel filters. This effect may be worse on the secondary 
side of the coupling transformer, increasing the I2-R losses and the physical size of the 
filter. The main advantage of series filters over the parallel version is that they can 
eliminate voltage-waveform harmonics and balance three-phase voltages [7.24]. The 
approaches available for detecting harmonic voltage are mainly the filtering method 
with a fixed filter (such as low pass filter) and sampling 
digital calculation methods 
based on the FFT. However there are some problems with these approaches. With the 
former it is difficult to select the circuit parameters because of the requirement for 
selectivity and phase. Time lag and frequency 
drift reduce precision. The latter methods 
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need high precision analogue to digital converters and detection is slow, tending to 
eliminate it from real time application [7.25]. Table 7.1 summarizes the salient features 
of both filters. 
Table 7.1. Comparison of parallel and series active filters [7.31: 
Shunt active filter Series active filter 
Connection In shunt In series 
Active filter acts as Current source Voltage source 
Rating Supports full load voltage but low Conducts full load current but low 
current voltage 
Function Current harmonics Voltage harmonics 
Adaptive loads Inductive or current source loads or Capacitive or voltage source loads or 
harmonic current sources, e. g., phase harmonic voltage sources, e. g., diode 
controlled thyristor rectifiers of DC rectifiers with direct smoothing 
drives capacitors of AC drives 
Compensation Excellent and independent of the Excellent and independent of the 
characteristics source impedance for current source source impedance and the load 
loads but depends on source impedance for voltage source loads, 
impedance when the load impedance but depend on the load impedance 
is low when the loads are a current source 
type 
Application Injected current flows into the load A low impedance parallel branch 
considerations side and may cause overcurrent when (parallel passive filter or power factor 
applied to a capacitive or voltage improvement capacitor bank) is 
source load needed when applied to an inductive 
or current source load 
7.6.5 Combinational filters 
The inverter type series active filter, which constitutes a high impedance for high- 
frequency harmonics [7.24], can be accompanied by a parallel passive filter to provide a 
path for the harmonic currents of the load. Alternatively, an active filter 
is designed to 
eliminate only part of the low-order current harmonics while the passive 
filter is 
designed to eliminate the bulk of the load-current harmonics [7.24] as shown in figure 
(7.3a). The main drawback of this technique is that it contains many power components, 
especially the passive filter. Since filters are permanently connected 
to the system, this 
approach is only suitable for a single load with a predefined 
harmonic source. 
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Supply Load 
Passive 
filter 
Active 
filter 
(a) 
HActive 
Supply filter Load 
(b) 
Passive 
filter 
(c) (d) 
Figure 7.3. Filters combinations: 
(a) parallel active and passive filters, (b) active filter in series with parallel passive filter, 
(c) series active and parallel passive filter, and (d) unified power quality conditioner 
Several publications exist for an active filter in series with parallel passive filters, figure 
(7.3b), especially for medium and high voltage applications where the passive filter 
reduces the voltage stress on active filter switches [7.24]. 
To reduce the complexity of the active and passive filter, the active filter is connected in 
series while the passive filter is connected in parallel [7.24], as shown in figure (7.3c). 
This configuration overcomes the problems of source impedance interaction with the 
passive filter. 
The unified power quality conditioner for the distribution system shown in figure (7.3d) 
is different in operation, purpose, and control strategy from the unified power flow 
controller for transmission systems [7.161. The functions being performed by the series 
active filter are harmonic isolation between the sub-transmission system and the 
distribution system, voltage regulation, and voltage flicker/imbalance compensation at 
the PCC. The functions performed with the shunt active filter are harmonic current 
and/or negative sequence current compensation and DC link voltage regulation between 
both active filters. 
7.6.6 High-power applications 
The implementation of high-power dynamic filters may not be cost effective, because of 
the lack of high switching frequency power devices that can control the current flow at 
high-power ratings [7.24]. Device voltage ratings are limited to 6.5 kV. Harmonic 
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pollution in the high-power ranges is not the major problem, as it is in lower-power 
systems. High-power systems include power-transmission grids and ultrahigh-power 
DC drives as well as DC transmission systems. The effect of harmonics generated at the 
low-power side are minimised, either naturally or by the installation of several medium- 
and low-power active filters downstream, which contribute to the compensation. Static 
VAR compensation is the major concern and is usually catered for by using traditional 
static power conditioners/filters, such as several sets of synchronous condensers 
connected in parallel or cascaded multilevel inverter VAR compensators. 
One of the few applications of active filters in high-power systems is the Japanese bullet 
train (Sinkansen), which uses a parallel combination of several active filters. The 
control and co-ordination requirements are complex. 
7.7 Design Methodology 
A parameter which is important in shunt active filter design is the order `mh' of the 
highest harmonic to be reduced [7.261. Then the frequency capability of the active filter 
capability will be: 
. 
faf = mh "fs 
(7.6) 
where fs is the fundamental frequency of the power network. The frequency faf is 
chosen in accordance with the maximum switching frequency of the voltage source 
inverter VSI (fusr )" If faf is higher than fus, , it will be impossible to control the VSI 
line currents and the harmonics will not be eliminated. As a compromise, 
3faf fvs, ý 10 faf , is used, as shown 
in figure (7.4). The lower factor results when 
semiconductors are the limiting aspect whilst the high factor is applicable to low power 
VSIs using high-frequency switches, such as MOSFETs and IGBTs. 
A passive filter can be used to reduce the harmonics above the active filter capabilities. 
The most important harmonic in the current spectrum is related to the VSI switching 
ripple. In the case of a constant switching frequency fl, this component is localized. 
This is not the case with current control algorithms such as hysteresis and delta 
modulation. The cut-off frequency of the passive filter fpf is therefore set at 
fpf = faf (7.7) 
The next design step is related to the control system since 
it will be implemented in a 
digital structure. The anti-aliasing filters for the analogue quantities are fundamental for 
providing good performance. 
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The last frequency is related to the VSI switching frequency which has to meet both 
harmonic elimination and power semiconductor technology requirements. For VSIs, the 
switching frequency fs, is dependent on the inverter power requirement. Generally, 
this power clearly limits the maximum value of fvs, . To circumvent this limit for high 
power VSIs, the two-level VSI topology can be changed to a multilevel VSI (m>2). 
fs faf=mn. fs 3. faf<fvsi<10. faf 
Figure 7.4. Active filter design methodology 
7.8 Harmonic Current Extraction Techniques 
Various power theories and techniques have been developed for harmonic current 
extraction as the traditional definitions for active power and reactive power for a linear 
load is not suitable for a non-linear load. Extraction techniques can be classified into 
time-based and frequency-based techniques as shown figure (7.5). 
7.8.1 Instantaneous reactive power theory 
i. Three-phase three-wire 
In 1983, Nabae et al. [7.4], [7.27] proposed an instantaneous reactive power theory 
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based on the instantaneous value concept. The conventional instantaneous active power 
for a three-phase circuit can be defined in a-, 8 coordinates as: 
p= ea. ia +eß. iß (7.8) 
where p is equal to the conventional equation. The instantaneous reactive power is 
defined as: 
q=eaxiß+eß xi, (7.9) 
For a three-phase non-linear load, if the reactive and harmonic producing currents are to 
be compensated, the compensating current can be expressed as: 
i, ea eß 
-1 p 
icf - eß ea q 
(7.10) 
where p is the AC component of the instantaneous active power 
ii. Three-phase four-wire 
Instantaneous reactive power theory can be extended to three-phase circuits which 
include zero-phase sequence components [7.4], [7.27]. A new term is introduced which 
is the instantaneous zero-phase sequence power po and is defined as: 
Po = eo . 
io (7.11 
The three independent quantities po , p, and q can 
be expressed as: 
Po eo 00(i0) 
p=0 ea eß is (7.12) 
q0- eß eQ iQ 
Since the zero-sequence current must be compensated, the reference compensation 
current in the zero-coordinate is io itself. 
iii. Unsymmetrical voltage 
If the system voltage is nonsymmetrical [7.50], the new 
instantaneous reactive power q 
is defined by: 
q=e'iQ+ebib+elic 
(7.13) 
where ea , eb , and e' 
have 90° (or -90°) delay with respect to ea, eb, and ec. 
7.8.2 Cross Vector Theory 
The cross vector theory in [7.32], 
[7.52] defines an instantaneous real power p and three 
instantaneous imaginary powers. The instantaneous reactive power 
theory can be 
defined in the a-b-c reference frame as: 
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[qal 
q=exi= q6 
eb e, e, ea ea eb 
= 
q 
lb lc is la la lb 
It can be defined in the a-, 8-0 reference frame as: 
p eo ea ep 
qo 0- eß ea 
io 
9'a 
= 
e. 0 -eo 
la 
qß ea eo 0 
(7.14) 
(7.15) 
Similarities and differences between the "3-phase 4-wire" p-q theory and the cross 
vector theory can be summarized as follows. The first theory considers the zero- 
sequence circuit as a single-phase circuit independent of the a-phase and ß-phase 
circuits and deals with the zero-sequence current as an instantaneous active current 
only. This means that no instantaneous reactive current exists in the zero-sequence 
circuit. For the second theory the zero-sequence, a -phase, and ß-phase circuits are 
considered. This implies that the zero-sequence current can be divided into zero- 
sequence instantaneous active and reactive currents. 
Assuming that the active filter is ideal, the neutral is isolated, and the voltages are 
balanced, the active filter current can be expressed as [7.29], [7.33]: 
ea. p ica -i- 
eä +eb +of 
icb -i- 
eb, p (7.16) 
e., ' +eb +e? 
ec. p 
lcc -lam' -222 
ea + eb + ec 
where ice, ZLb, and ij are the load currents and ica, icb, and icc are the compensating 
currents 
7.8.3 The instantaneous power theory using the rotating p-q-r reference frame 
Three power components are defined as linearly independent in the p-q-r reference 
frames [7.34]. Thus, the three current components can be controlled independently by 
compensating for the three instantaneous power components 
in the p-q-r reference 
frames. As shown in figure (7.6a), a new 
&-ß'-O reference frame is established by 
rotating the 0-axis of the a-13-0 reference frame 
by 01, aligning the a-axis with the 
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projected voltage space vector on the oc-ß plane. The current space vector in the c -(3"-O 
reference frame can be described as: 
la COs O1 
it =- sin 8, 
io 0 
where 
sin 8,0 il 
cos O1 0 iQ 
01 lo 
6, = tan- 
eQ 
ea. 
0-axis 
Next, as shown in figure (7.6b), the p-q-r reference frame can be formed by rotating the 
W-axis of the a"-ß"-O reference frame by 02, aligning the a'-axis with the voltage space 
vector. The current space vector on the p-q-r reference frame is described as: 
ip 
cos 82 
iq =0 
ir - sin 82 
0 sin 02 is 
10 iQ 
0 cos02 io 
where g2 = tan-' e,, and eaß = jeä + e. 
eat 
s 
The instantaneous active/reactive powers can be defined respectively by the 
scalar/vector products of the voltage and the current space vectors. 
p= epqr *1 pqr 
=epip 
q- epgrr X Zpgr = [O, -epir, eplq 
It 
ß\-axis 
(q-axis, 
, ß- axis 
a- axis 
r-a) 
(7.17) 
(7.18) 
(7.19) 
(7.20) 
ixis 
a'-axis 
(a) (b) 
Figure 7.6. Physical meaning of the p-q-r reference frames: 
(a) relation between a-ß-0 references frame and a' - 
ß' -0 refernce frames (view from 
the top of the 0-axis) (b) relation between c-ß -0 reference frames and p-q-r 
reference frames (view from the bottom of the q-axis) 
Note that p-q theory does not observe power conservation since the instantaneous zero 
sequence reactive power is not defined by the theory. 
Cross vector theory defines one 
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instantaneous real power and three instantaneous imaginary powers that observe power 
conservation, where the three instantaneous imaginary powers are linearly dependent 
which means they cannot be separately compensated. 
The p-q-r theory [7.35], [7.36] takes advantage of both p-q theory and cross vector 
theory. The defined instantaneous power observes power conservation. Both 
instantaneous real and imaginary powers can be defined in the zero-sequence circuit in 
three-phase four-wire systems. The three power components are linearly independent. 
7.8.4 Synchronous reference frame 
A synchronous reference frame [7.6], [7.2] was suggested by Divan. The load currents 
are transformed from the a-b-c stationary reference frame to a d-q synchronously 
rotating reference frame as 
id 
2 sin 
8 
3 
cos 8 lq 
2ir 
sin 0- 3 
2, z 
cos 0- 3 
sin 9+ 
2iz iQ 
3 
Zb 
sin 8+ 
2)T 
i 3 
(7.21) 
where 0 is the angle of rotation of the d-q coordinates and is equal to cat, where cu is the 
power supply angular frequency. The d and q current components represent the active 
and reactive power components of the current respectively. The currents can be 
decomposed into: 
ld =di Zd 
(7.22) 
lq = lq + Z9 
(7.23) 
where - and ig are the fundamental active and reactive current components, while 'd 
and i4 are the harmonics active and reactive current components. 
A low pass filter is used to extract the DC components. The moving average process is 
another filtering method [7.44]. 
7.8.5 Adaptive interference cancelling technique 
The adaptive interference cancelling technique [7.31] maintains the system in the best 
operating state by continuously self-tuning. The fundamental components in the load 
current and the AC source voltage are mutually correlated. In the detecting system in 
figure (7.7), the AC source voltage is used as the reference input and the load current is 
used as the primary input, that is, the fundamental component acts as the noise while 
harmonics act as the signal. 
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Signal source 
Adaptive noise canceller 
S S+nq System o 
Primary input +_ 
Y 
Noise source ni -f Adaptive filter= Reference input - 
Figure 7.7. Adaptive noise cancelling concept 
7.8.6 Capacitor voltage control 
This technique depends on regulating the DC-bus voltage of the power inverter [7.37]. 
Harmonic extraction is performed using capacitor voltage control as in [7.38] to [7.41]. 
This technique is based on power balance where the supply real power must be equal to 
the load real power plus the inverter losses. To maintain power balance, the capacitor 
must instantaneously compensate for the difference between the supply and the load 
power (figure (7.8a)). Controlling the capacitor voltage using a PI controller results in 
an output which is proportional to instantaneous power balance changes. Multiplying 
this output by the per unit voltages of the PCC results in the reference supply current. 
With this concept, the control circuit can be significantly simplified. For obtaining a 
balanced current under non-ideal mains voltages, only one phase of the mains voltage is 
used as the phase reference to calculate the desired mains current, as shown in figure 
(7.8b). For an unbalanced supply, the per unit voltage of the supply voltage is calculated 
with respect to a common base [7.42] defined as 
2(z 2 21 vs, n =3 `eQ 
+ eb + eý l 
DC voltage V DC 
controller f VDC 
sa ea 
sb eb 
sc X f---- ec 
(a) 
DC voltage V DC sa 
controller f VDC 
t sb 
120° phase X Sine wave e sc shifter a generator 
(b) 
Figure 7.8. Capacitor voltage control technique 
(7.24) 
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7.8.7 Time domain correlation function technique 
Enslin proposed division of the apparent power into two orthogonal components namely 
real power and fictitious power [7.10]. Fictitious power is also sub-divided into two 
orthogonal components: reactive and deactive power using correlation techniques. 
Enslin uses auto-correlation to calculate the r. m. s. values of the measured currents and 
voltages over the period T. Cross-correlation between the current and voltage over the 
period dT is used to calculate the active power. The auto-correlation is defined as: 
Rvv (r) =1 
df 
v(t)"v(t - z). dt 
(7.25) 
dT o 
From (7.25), the voltage r. m. s. is defined as: 
(7.26) 
V= (Rvv (o))2 
The cross-correlation is: 
Rvi (z) =1 jv(t). i(t - r). dt 
(7.27) 
To 
From (7.27), the active power can be defined as: 
P= Rvi (0) (7.28) 
So the active current component is: 
iQ 
P (7.29) (t) 
_V V(t) 
7.8.8 Load current filtering 
In this method, the distorted load current is filtered, extracting the fundamental 
current component [7.7]. Thus the filter output current is equal to the fundamental 
component of the load current. In order to provide the reactive power required by the 
load, the current signal obtained from the filter is synchronized with the respective 
phase to neutral source voltage. This technique [7.24] suffers from the phase and 
magnitude errors introduced by the filter. Two main categories emerge. Using the high- 
pass-filter method is straightforward for removing low-order frequencies in the load- 
current signal. Because of differentiation, this technique is vulnerable to noise. A low- 
pass-filter method is preferred. 
7.8.9 Sinusoidal tracking model 
In [7.45], the detected load current is applied to the sinusoidal tracking model without 
transformation. The output of this model is used as the fundamental component of the 
source current. The resonant frequency 
is set to the fundamental frequency of the source 
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voltage. Figure (7.9) shows an equivalent circuit of the sinusoidal tracking model. It is 
assumed that co, =/=V,. The state equation of this circuit is 
'0 wr V0 
i- Wr 0l wr 
fL 
UCv 
Figure 7.9. Equivalent circuit of sinusoidal tracking model 
The output equation is 
y=kr(-Sll18r 
v 
COS Br ) 
(7.30) 
(7.31) 
where o and kr are the resonant frequency and the control gain of sinusoidal tracking 
model, and Or is the phase angle of sinusoidal tracking model at the resonance 
frequency. 
7.8.10 Synchronous detection method 
For the compensating component calculation there are three approaches [7.56]: equal 
power synchronous detection (PSD), equal current synchronous detection (CSD), and 
equal resistance synchronous detection (RSD). 
Equal power approach 
The three-phase real active power for sinusoidal voltage and current is defined as 
P=i (Ema I 
ma + 
Emb I 
mb + 
Emc 1 
mc) `7.32) 
For equal power synchronous detection 
Ema I 
ma 
Emb I 
mb 
Emc 1 
me 
(7.33) 
The line currents after compensation are expressed as: 
_P2. 
ea (t ) 
la (t) 3 E2 ma 
P 2. eb (t) (7.34) 
Zb (t) 3 E2 mb 
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P 2. eß(t) is(t) -z 3 Emc 
where ea(t) is the voltage source of phase a, E2Q is peak amplitude of the `a' phase 
voltage, ia(t) is the compensated line current . Similarly for the other two phases. Based 
on the equal power approach, the active power after compensation in each phase is the 
same. The resulting line currents are different, depending on the corresponding phase 
voltage. 
Equal current approach 
For equal current synchronous detection, 
Ima Imb 1mc 
The line currents after compensation are 
la(t)= 
2. P. ea (t) 
Ema (Ema + Emb + Emc ) 
(7.35) 
ib (t) _ 
2. P. eb (t) (7.36) 
Emb Era + Emb + Erg 
is(t)- 
2. P. ec(t) 
Ems Era + Emb + Ems 
The equal current approach compensates the load current to obtain equal line currents. 
The resulting current waveforms are sinusoidal, equal, and in the correct phase 
sequence. 
Equal resistance approach 
For equal resistance synchronous detection, 
Ema 
_ 
Emb 
_ 
Ems (7.37) 
Ima Imb Imc 
The line currents after compensation are expressed as: 
2. P. ea (t) ia(t)= 
Ez +E2 +E2 
ma mb me 
2. P. eb (t) (7.38) 
ZbW 
E2 + E2 + E2 
ma mb me 
2. P. e, (t) 
` (Ea + E+ mb me 
The equal resistance approach assumes that the load resistance will be equal after 
compensation. The line currents vary depending on the phase voltages. 
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7.8.11 Darrieus definition of reactive power 
In 1970 Darrieus extended the concept of reactive power to non-sinusoidal cases [7.43]. 
Emile Pillet arranges Darrieus definition in the form: 
Q= w fT i 
(Judr) 
dt 
(7.39) 
To 1 
Therefore the three-phase reactive power can be defined as 
q=w is Jeadz + ib Jebdr + i, f ecdz 
(7.40) 
In aßo coordinates using an invariant power form, the instantaneous reactive power is 
given by: 
q=wi, Jeadr + iß Jeßdr + io Jeodz 
(7.41) 
0 
7.8.12 Identification by Fourier series 
A periodic current i(t) with a zero dc value can be represented [7.49] by: 
i(t) _ 
[a,, cos(nwft)+bn sin(nwft)] 
(7.42) 
n=1 
where wf is the fundamental angular frequency. With a numerical implementation of a 
moving Fourier series, the coefficients become: 
k 
a, t 
(k) =2 i(jTs) cos(nw f jTs) 
(ýý ) 
N j=k-(N-1) 
2k (7.44) 
bn (k) =- I i(jTS) sin(n(of jTs ) N j=k-(N-1) 
where TS is the sampling period and N an integer. Or recursively: 
an(k) = an(k-1)+? 
{i(k) + i((k -N )TS)]cos(nwfkTT) 
(7.45) 
N 
bk =b k-1)+ 
2 [i(kT) + i((k -N )T5)]sin(nwfkTT) 
(7.46) 
n() n( N 
with N= Tf /(2TS) . 
The identification response time corresponds to half the 
fundamental period. In this way the individual current harmonics can 
be identified. 
7.8.13 Other methods 
A method to generate the current reference 
for shunt active power filters is presented in 
[7.53] which uses a neural network to extract the 
fundamental sinusoid from a distorted 
load current waveform. In [7.54], an artificial neural network 
(ANN) with a large 
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number of inputs and neurons is used, where the harmonic estimation uses training to 
determine the weights for different neurons. In [7.55], an adaptive neural network 
(ANN) is used to determine adaptively the fundamental and harmonic component, 
instead of training the neurons. 
The application of DFTs and FFTs for harmonic current extraction can be found in 
[7.47]. However, the Recursive Discrete Fourier Transform (RDFT), presented in 
[7.47], can renew the spectrum values immediately after input of a new data set. Thus 
the RDFT is more suitable for real-time implementation than DFT and FFT. 
The Kalman filter uses a mathematical model of the states to be estimated and a Kalman 
filter recursive estimation algorithm is presented in [7.48]. 
Wavelet bases is based on the definition of the active and reactive power in the time- 
frequency domain using the complex wavelet transform [7.51 ]. The sub-band of interest 
is the one that cover the fundamental. 
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Predictive Current Control for the Shunt Active Power Filter 
Harmonic mitigation has been a goal in the field of power systems research since the 
early 60s. Passive filters are used due to their simplicity, low cost, and ease of 
maintenance. But the disadvantages [8.1], [8.2] of these filters are: the effect of the 
source impedance on the filtering characteristics and aging of passive components. In 
the early 80s, Akagi et al. [8.3], [8.4] proposed the instantaneous reactive power theory 
which made the active power filter practical. Many other methods for harmonic current 
extraction have been proposed, and have been introduced in chapter seven. 
The shunt active filter is the most widely used filter. It acts as a harmonic current source 
which injects same magnitude anti-phase current to eliminate the load harmonic and 
reactive components of the current. Figures (8.1) and (8.2) show the single line diagram 
and the inverter used as the three-phase shunt active power filter. 
3-phase 
supply 
L 151 
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1L 
non-linear 
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Shunt active 
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Figure 8.1. Shunt active power filter single line diagram 
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V dc (t) eh 
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Figure 8.2. The inverter used as a shunt active power filter 
In this chapter, new predictive current control 
for the two-level shunt active power filter 
is proposed. The active filter output voltage 
is predicted using the supply current, not 
the active filter current. Harmonic current extraction 
is achieved by using the capacitor 
voltage control technique [8.5] and space vector modulation 
is used as a pulse width 
modulation (PWM) technique. 
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8.1 Proposed method 
There are two important controlling parts in shunt active power filter design. The first is 
the harmonic extraction technique and the second is the current control technique. 
Harmonic extraction is achieved using capacitor voltage control as in [8.5], [8.12]- 
[8.14]. Among the most common three current controllers (predictive [8.15]-[8.18], 
ramp comparison [8.18], and hysteresis [8.18]), predictive current control is now the 
most commonly used as it is suitable for DSP-implementation, has more precise current 
control, has minimum distortion, and provides good static and dynamic performance. 
Therefore, current control is performed using innovative predictive current control with 
SVM. Besides the advantages of using the predictive current control, the proposed 
method has advantages such as; the number of sensors used is minimized (the measured 
quantities are the supply currents, voltages of the point of common coupling (PCC), and 
capacitor voltage), and the reference currents are the supply currents instead of the 
active filter currents. This gives good current tracking performance as the reference 
supply current is sinusoidal while the active filter current mainly consists of harmonic 
components. The computation burden is reduced. SVM PWM enables the inverter to 
compensate for load harmonics and reactive currents at a lower capacitor voltage 
because SVM gives a 15% gain compared to other PWM techniques. Decreasing the 
capacitor voltage decreases the switching loss and also improves the utilisation of the 
semiconductor switches used. SVM introduces the lowest THD and lowest ripple 
current among PWM techniques and has a constant switching frequency. 
8.1.1 Capacitor voltage control 
Harmonic extraction is performed using the capacitor voltage control introduced in 
chapter seven [8.5], [8.12]-[8.14]. This technique is based on power balance, where the 
supply real power must equal the load real power plus the inverter losses. To maintain 
power balance, the capacitor must compensate for the difference between the supply 
and the load power instantaneously. So controlling the capacitor voltage using a PI 
controller results in an output which is proportional to the instantaneous changes in 
power balance. Multiplying this output by the per unit voltages of the PCC results in the 
reference supply current. Figure (8.3) shows the proposed system 
block diagram. 
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Figure 8.3. Block diagram of the proposed technique 
(The dotted lines indicate the measured quantities) 
8.1.2 Predictive current control 
11, 
The reference, measured supply currents, and voltages of the PCC are used to predict 
the reference output voltage of the inverter required to make the measured current reach 
its reference at the next sampling instant. The supply is assumed to be balanced, 
sinusoidal, and with zero impedance. The predicted inverter output reference voltages 
are used to obtain the inverter switching decision using SVM PWM. In figure (8.3), the 
equation relating the active filter current, inverter output voltage, and the PCC voltage 
is: 
dig 
vx = LX + ex dt 
where x represents the phases a, b, or c; 
L, r is the interfacing inductance; 
vX is the active filter output voltage for the x-phase; 
ex is the x-phase voltage of the common coupling point; and 
ift is the x-phase active filter current. 
(8.1) 
Inductor resistance is neglected. Equation (8.1) can be represented in a discrete form as 
follows: 
(8.2) i*(n+l)-ifx(n) 
J+ex(n) = Lx TS 
where i fX (n + 1) and vx (n + 1) are the x-phase active 
filter current and the predicted output 
voltage references respectively, at sampling 
instant n+1, and TS is the sampling time. 
R 
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Using Kirchhoff's current law at the PCC: 
i fx (n) =i (n) -isx (n) (8.3) 
where in(n) and isx(n) are the x-phase load and supply currents respectively at the 
sampling instant n. Since the sampling instant n+1 is not available, i fx (n + 1) is replaced 
by i* (n). This introduces one sampling time delay which becomes less significant as the 
sampling frequency increases. The active filter reference current can be expressed as: 
i* (n) = iLc (n) - isx (n) (8.4) 
Substituting equations (8.3) and (8.4) into (8.2) results in: 
(n + l) =Lx 
ZSX(n)-lsx(n) 
v +ex(n) 
Ts (8.5) 
Equation (8.5) represents the predicted inverter output voltage, expressed in terms of the 
reference and actual supply currents. 
8.2 Simulation 
8.2.1 Shunt active power filter state-space model 
As shown in figure (8.2), the inverter output line voltages are expressed as follows: 
Vab (t) = Vdc (t). 
[Sa 
- Sb 
I 
Vbc (t) = Vdc (t). 
[Sb 
- Sc 
I 
Vca (t) = Vdc (t). 
[Sc 
- Sa 
I 
(8.6) 
where sa, Sb, and s, are the switching states of the upper inverter switches, which are `1' 
for the on-state and `0' for the off-state. vdc(t) is the instantaneous capacitor voltage. For 
balanced supply voltages and equal interfacing inductances, the APF voltages with 
respect to the neutral point of the supply are defined as: 
Van 3 
[Vab 
(t) 
- Vca 
(t)j 
V bn 3 
LVbC 
Vab (t)J 
(8.7) 
Vcn ýtý =3 
lVca 
ýtý 
-V be 
(t)J 
From equations (8.6) and (8.7), the phase-to-neutral voltages are: 
van (t) =1V dc 
(t). [Z. SQ - Sb - Sc J 
Vbn 3 -IV dc 
(t). [2. Sb - Sa - Sc 
] (8.8) 
_1 vcn (t) -3 vdc 
(t). [Z. Sc - Sa - Sb 
The three active filter currents, ia, ib, and i, can 
be expressed as: 
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L 
dla (t) 
dt 
= van (0- ea (t) 
L 
dib (t) 
= Vb (t) - eb (t) 
(8.9) 
dt 
dl`(t) 
=Vint)-ec(t) dt 
Substituting equation (8.7) into equation (8.8) yields 
dia (t) 
L L=3 Vdc, (t). [2. Sa - Sb - Sc, - eQ (t) 
dt 
dib (t) 
_ IV 
8.10) 
L 
dt 
=3 dc 
(t). [Z. Sb - Sa - SC 
]- 
eb (t) 
- sb] - ec (t) ' vdc (t). 
[2. sc - sa dt 3 
Equation (8.10) shows three independent currents. In simulation, the three currents must 
be checked to sum to zero. Equation (8.10) cannot be used for either unbalanced supply 
voltages or unequal interfacing inductances. The capacitor current can be expressed in 
terms of the filter currents ia, ib, and i, as follows: 
ids (t) = [2sa -1l i, (t) + 
[2sb 
-1T ib (t) + 
[2sc 
-1 
]. 'c (t) (8.11) 
The DC voltage is: 
dvdc (t) (8.12) 
dt 
Substituting equation (8.10) into equation (8.11) yields 
dvdc (t) 
- 
(8.13) 
- C. - 
[2sa -11 is (t) + 
[2sb -1 
Jib (t) + [2sc -1 
Jic (t) 
dt 
Equations (8.10) and (8.13) represent the state space model in the form 
" (8.14) X=A. X + B. U 
where A, X, B, and U are defined as follows 
A= 
o 0 0 
0 0 0 
0 0 0 
1- 2. sa 1-2-Sb 1- 2. sc 
CCC 
2. Sa - Sb - Sc 
3. L 
2-Sb - Sa - Sc 
3. L 
2. sß - Sb - Sa 
3. L 
0 
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-1 00 is (t) L 
-1 
X= li 
(t) 
, B= 
0L0 
i (t) 
-1 
VdC (t) 00 L 
000 
8.2.2 Simulation results 
0.19 
The state space model of the active filter presented in section (8.2.1) is simulated using 
Matlab/Simulink (see Appendix H. 1). The SVM is programmed using an m-file with an 
s-function block in Simulink. The parameters used in simulation (and also practically) 
are shown in Table 8.1. The non-linear load is a three-phase uncontrolled bridge 
rectifier feeding a 70 Ohm resistive load. Parts a to c of figure (8.4) show the simulated 
load, active filter, and supply currents respectively. 
Table 8.1. The system parameters 
* VD, 
C 
300 V 
Supply voltage 110 V 
C 50 µF 
L 10mH 
Sampling frequency 24.42 kHz 
Switching frequency 12.21 kHz 
8 
6 
4 
fwd 
-4 
6 
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2 
c 
v 
ý0 7 
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Figure 8.4. Simulation results: 
(a) load current, (b) active filter current, and (c) supply current 
181 
Chapter 8: Predictive Current Controller for the Shunt Active Power Filter 
8.3 Practical results 
The execution time of the DSP program is 34 µs (see Appendix D). Voltage and current 
transducers are used to measure the supply phase voltages (assumed sinusoidal, 
balanced, and with zero impedance) and currents, and the capacitor voltage. The DSP 
software compares the reference and measured capacitor voltages, the reference active 
filter current is extracted, and then the reference voltages are predicted. Using SVM, the 
sector number and the time periods (to, t1, t2,0 are determined. An external interrupt 
goes high for the maximum and minimum values (with a frequency of 24.4 kHz) of a 
digital up-down counter (the digital increment reference period (DIRP) is 160 ns and the 
counter counts from 0 to 256 to 0 DIRP) within the Xilinx project. This means that the 
measured quantities will be updated twice in the switching period (switching frequency 
is 12.2 kHz) as shown in figure (8.5). Then the Xilinx project determines the switching 
decisions from the sector and time periods (to, t1, t2,0. A dead time of 480 ns (3 DIRP) 
is provided using the Xilinx project. Figure (8.6) indicates the flow chart of the practical 
system procedures. Part (a) of figure (8.7) shows the load and supply currents. Parts b to 
d of figure (8.7) show the load current, supply current, active filter current, and their 
spectrum. The results compare favourably with the simulation result in figure (8.4) 
In rrupt inter 
Sampling time (n-1 
pt inie 
Sampling time (n) 
T Ts 
I/M 
to(n 1) t1(n 1) tz(n 1) t7(n-1) t7(n) t2(n) t1(n) to(n) 
TSWdChi 
2 
rupt 
up-down 
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Sc 
Si 
S; 
8.4 Conclusion 
Figure 8.5. One sampling time diagram in sector 1 
An innovative predictive current controller has been proposed 
for the shunt active 
power filter. The active filter output voltage 
is predicted using the supply current, not 
the active filter current. The approach 
has been validated by simulation and practically, 
where the practical and simulation results 
show a good resemblance. The limitations of 
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the simulation are that the supply voltages are assumed balanced and of zero impedance, 
and this is the condition under which the practical experiments have been carried out. 
Start 
U l2 
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filter stage l inverter output voltac 
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Figure 8.6. Practical system flow chart Kun Lr -J Trlg'd 
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Figure 8.7. The practical results: 
(a) the load and supply currents (5A/div), (b) the load current and its spectrum (5AJdiv), 
(c) the supply current and its spectrum (5A. /div), and (d) the active filter current and its 
spectrum (2.5A/div) 
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Chapter 9 
Three-level Cascaded Shunt Active Power Filter 
In this chapter, the three-level cascaded inverter is used as a shunt active power filter 
that utilizes multilevel inverter advantages of better total harmonic distortion, reduced 
semiconductor switch ratings, and reduced switching losses. The capacitor voltage 
control technique used in chapter eight as a harmonic current extraction technique is 
extended to the three-level shunt active power filter. Predictive current control based on 
the supply current (not the active filter current), as explained in chapter eight is used. 
Two space vector modulation (SVM) techniques, the normal three-level SVM and the 
three-level PS-SVM, are used. The proposed three-level shunt active power filter is 
validated by simulation using MATLAB/SIMULINK and practically with a laboratory 
prototype. Figure (9.1) shows the applicable single line diagram, while figure (9.2) 
shows the three-level shunt active filter circuit. 
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I s, L 
e 
If id. 
non-linear 
load 
Shunt active 
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Figure 9.1. Shunt active power filter single line diagram 
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Figure 9.2. The three-level inverter used as a shunt active power filter 
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9.1 The proposed method 
The harmonic current extraction technique and the current control technique are the two 
important sections of the shunt APF controller. The capacitor voltage control harmonic 
extraction technique [9.1]-[9.4] can be extended to the three-level APF. The innovative 
predictive current control discussed in chapter eight is implemented. Two three-level 
space vector modulation (SVM) techniques are used as a pulse width modulation 
(PWM) technique (normal three-level SVM discussed in chapter five and three-level 
PS-SVM discussed in chapter six). In addition to the advantages of using predictive 
current control (outlined in chapter eight), the proposed method has advantages such as; 
the number of sensors used is minimized (the measured quantities are the supply 
currents, PCC voltages, and the capacitor voltages), the reference currents are the 
supply currents instead of the active filter currents which gives good current tracking 
performance as the reference supply current is sinusoidal while the active filter current 
has significant harmonic components. Using a three-level inverter reduces the ratings of 
the semiconductor switches, improves total harmonic distortion, and reduces switching 
losses. Using three-level SVM as a PWM technique enables the inverter to compensate 
for the load harmonics and reactive current at a lower capacitor voltage because SVM 
gives an increase of 15% in gain, has the lowest THD, and a constant switching 
frequency [9.5]. 
Capacitor voltage control 
Harmonic extraction is performed using the capacitor voltage control used in chapter 
eight [9.1]-[9.4] but extended to the three-level inverter. Figure (9.3) shows the 
proposed block diagram. 
9.2 The APF simulation model 
9.2.1 Three-level shunt active power filter state-space model 
For the active power filter shown in figure (9.2), the three inverter output phase voltages 
are expressed as: 
vxo (t) = vdcX (t)"[SX J- Sxz 
I where x=a, b, or c (9.1) 
Assuming balanced supply voltages and equal interfacing inductances, the three inverter 
output line voltages are 
V 
ab 
W= Vdca (t)'[SaI - Sa 21-V dcb 
(t)'[Sbl - Sb2 
I 
Vbc (t) = Vdcb (t)"LSbl - Sb2 J-V dcc 
(t)"[Sc1 - Sc2 
1 (9.2) 
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V 
ca 
(t) =V dcc 
(t)"[Sc1 
- Sc2 
J- 
Vdca (t)'[Sai - Sa2 
I 
R 
Va 
dingtmit 
ýu 
ý........... 
NýCb 
: .............................. 
....................... 
The switching state is '1' for the on-state and `0' for the off-state. The switches in each 
leg are complementary. vdca(t), vacb(t), and vdcc(t) are the instantaneous capacitor 
voltages of the phases a, b, and c respectively. From equation (9.2), the phase-to-neutral 
voltages can be expressed as: 
Van (t) =3 
(2'Vdca 
(t)'LSai - Sa2 Vdcb 
(t)'LSbj - Sb2 
]-V 
dcc 
(t)'LSc1 - Sc2 J/ 
Vbn (t) =3 
(2. 
VdCb (t)'LSbl - Sb2 
J- 
Vdca (t)'[Sal - Sa2 V dcc 
(t)'Lsc1 - Sc2 J) 
(9.3) 
Vcn (t) =3 
(2. 
vdCC (t)'[Sc1 - Sc2 Vdca 
(t)'[Sai - Sa2 J-V dcb 
(t)'[sbl 
- Sb2 J/ 
The active filter currents are: 
di (t) 
L fa = Van (t) -can 
(t) 
dt 
di (t) (9.4) 
L =Vbn(t)-ebn(t) 
dt 
di (t) 
L fc = v, n 
(t) - ecn (t) dt 
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Figure 9.3. Block diagram of the proposed technique 
(The dotted lines indicate the measured quantities) 
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In equation (9.4), the interfacing inductor resistance is neglected. Substituting equation 
(9.3) into equation (9.4) yields 
difa(t) 
1rrlrl L=3 
(2. 
Vdca (t)'[Sal - Sa2 
I-V 
dcb 
WISH 
-- 'Sb2 1- V dcc 
(t)'LSc1 - sc2 
I/ 
-c 
dt an 
(t) 
(9.5) 
L 
dig (t) 
= 
(2. 
vdCb J-J-- 
])-e 
dt 
(t)'[Sbl 
- Sb2 Vdca (t)'LSaj - Sa2 Vdcc tLScI c2 bn 
(t) 
L difc(t)-, (2'Vdcc ()[Scl - Sc2 V dca t O. [Sal - Sa2 Vdcb WISH - Sb2]) -e t - cn O t-- dt 
Equation (9.5) shows three independent currents. In simulation, the three currents must 
be checked to sum to zero. Equation (9.5) cannot be used for either unbalanced supply 
voltages or unequal interfacing inductances. The three capacitor currents can be 
expressed in terms of the filter currents if,, i, and ifc as: 
idcx (t) = 
[Sx] 
- Sx2 J'i fx 
(t) (9.6) 
The three capacitor voltages are 
ldcx (t) = -Cx " 
dvdcx (t) 
dt 
Substituting equation (9.6) into equation (9.7) yields 
- 
Cx 
dydcx (t) 
_ 
[sx] 
- Sx2 J'i fx 
(t) 
dt 
Equations (9.5) and (9.8) represent the state-space model in the form 
X=A. X + BE 
where A, X, B, and U are defined as 
A=I 
(9.7) 
(9.8) 
(9.9) 
2(Sal - Sa2 / 
(Sb2 
- Sbl / 
(Sc2 
- Scl 
) 
O 0 
3L 3L 3L 
(Sa2 
- sal) 
2(Sbl - Sb2 / 
(Sc2 
- scl 
) 
0 0 
3L 3L 3L 
(Sa2 
- Sal 1 
(5b2 
- Sb]) 
2(Scl 
- Sc2 
) 
0 
3L 3L 3L 
(Sa2 -Sal) 0 0 0 0 0 
Ca 
0 
(Sb2 
- Sb]I O 0 0 0 
Cb 
0 O 
(Sc2 
- Scl / 0 0 0 
cc 
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if0(t) 
(t) ijb 
lf, (t) 
Vdca 
Vdcb 
V dcc 
ýtý 
9.2.2 Simulation results 
-1 00 
L 
0 -1 0 
L 
B= 
0 p _I 
L 
0 0 0 
0 0 0 
0 0 0 
can (t) 
and U= ebn (t) 
e, 
n 
(t) 
Steady state simulations 
The state-space model of the active filter presented in section (9.2.1) is simulated using 
Matlab/Simulink (see Appendix H. 2). Normal three-level SVM is extracted from the 
generalized approach discussed in chapter five and is programmed using an m-file with 
an s-function block in Simulink while the three-level PS-SVM is programmed using 
two m-files with two s-function blocks in Simulink, as in chapter six. The parameters 
used in simulation (and also practically) are shown in Table 9.1. The nonlinear load is a 
three-phase uncontrolled bridge rectifier feeding a 70 Ohm resistive load. The sampling 
frequency is adjusted in simulation to be the same as used practically. 
Table 9.1. The three-level APF system parameters 
* VD, 
C 
160 V 
Supply voltage 110 V 
Ca, Cb, and Cc 220 F 
La, Lb, and Lc 10 mH 
Sampling frequency 24.42 kHz 
Switching fre ency 12.21 kHz 
Figure (9.4a) shows the load current in one phase. Parts b and c show the supply current 
using normal and PS-SVM respectively. Parts d and e of figure (9.4) show the active 
filter current for each modulation method. Parts f and g show the capacitor voltages 
while parts h to k show the line voltage and its power spectrum for each modulation 
method. It is clear from parts j and k that the harmonics concentrate at 12 kHz and its 
multiples in normal three-level SVM, and at 24 kHz and its multiples in PS-SVM. 
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Figure 9.4. Simulation results: 
(a) load current, (b) supply current for normal SVM, (c) supply current for PS-SVM, 
(d) active filter current for normal SVM, (e) active filter current for PS-SVM, (f) 
capacitor voltages for normal SVM, (g) capacitor voltages for PS-SVM, (h) inverter 
output line voltage for normal SVM and (j) its power spectrum , 
(i) inverter output line 
voltage for PS-SVM, and (k) its power spectrum 
Transient simulations 
Parts a and b of figure (9.5) show supply current transient responses for both normal 
SVM and PS-SVM respectively at start up and when the non-linear load resistance is 
increased from 70 to 140 Ohm in the period 0.2 to 0.3 seconds. Parts c and d of figure 
(9.5) show the transient response of the three capacitor voltages in each modulation 
case, under the same conditions as in parts a and b. It can be concluded that the 
capacitor voltages take 40 ms (2 cycles) to reach the reference voltage at start up and 
takes 20 ms (one cycle) to reach the reference voltage after a load change for both PWM 
techniques. These times are mainly dependent on the PI controller parameters and the 
capacitance, as will be discussed in detail in the following section. 
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Figure 9.5. The transient response at starting and for load decrease of 50% 
(for the period 0.2-0.3 s): 
(a) supply current for normal SVM, (b) supply current for PS-SVM, (c) capacitor 
voltages for normal SVM, and (d) capacitor voltages for PS-SVM 
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9.2.3 System performance 
Three terms will be defined as performance indices. These performance indices are 
related to voltage. and time terms, as this application is directed to the medium voltage 
level where these factors are vital. These terms are defined as in figure (9.6): 
1. Maximum overshoot is the maximum increase in capacitor voltage as a ratio of the 
reference voltage when the load current is decreased by 50%, (Vmax)" 
2. Restoration time is the time taken for the capacitor voltage to -reach the reference 
voltage due to a 50% load current reduction, (tr). 
3. Voltage ripple is the voltage variation in steady-state for full-load operation as a ratio 
of the reference capacitor voltage, (AV, ). 
v (t) 
V 
ref 
100% Load '50% Load 
t Ls 
Figure 9.6. Definition of performance indices 
Better shunt active power filter performance can be obtained by increasing the 
switching frequency, sampling frequency, and capacitance but there are limitations. 
i. Increasing the switching frequency increases the semiconductor switching 
losses. 
ii. The sampling frequency depends on the execution time of the control 
algorithm. 
iii. Increasing capacitance increases the size and cost of the capacitors. 
Therefore the lowest capacitance and switching frequency for acceptable filtering 
operation (to meet the IEEE-519 standards) is the main goal. 
As a function of capacitance and switching frequency (the sampling frequency is 
assumed to be equal to the switching frequency), parts a and b of figure (9.7) show the 
maximum overshoot, parts c and d show the restoration time, while parts e and f show 
the voltage ripple for normal three-level SVM and PS-SVM in each case, respectively. 
It can be concluded that the switching frequency does not affect the three performance 
measures. Also increasing the capacitance increases the restoration time and reduces the 
maximum overshoot and voltage ripple. 
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Figure 9.7. The effect of the switching frequency and capacitance on: 
(a) maximum overshoot using normal SVM, (b) maximum overshoot using PS-SVM, (c) 
restoration time using normal SVM, (d) restoration time using PS-SVM, (e) voltage ripple 
using normal SVM, and (f) voltage ripple using PS-SVM 
9.2.4 Proportional-integral (PI) controller design 
Three identical PI controllers are used for capacitor voltage control. Increasing the 
proportional term (kp) increases the noise pick-up which in turn degrades reference 
current extraction. Increasing the integrator term (ki) improves the reference current 
waveform but for higher kI, under damped oscillations for a sudden load current change 
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are expected and large starting transients in the capacitor voltages and active filter 
currents may occur that in turn causes tripping of the protection devices. Decreasing ki 
increases the restoration time. As a rule of thumb, kj is chosen between 5 and 20 and kp 
= kI/100. In simulation and practice, kI and kp are 10 and 0.1 respectively. 
For a 50% load current reduction, with the effects shown in figure (9.5), parts a to f of 
figure (9.8) show the three performance factors as a function of capacitance and 
integrator coefficient (kI) for both normal three-level SVM and PS-SVM. It can be 
concluded that increasing both the integrator coefficient and the capacitance, decreases 
the maximum overshoot, while increasing the integrator term and decreasing the 
capacitance, decreases the restoration time. Voltage ripple is independent of integrator 
coefficient and decreases as capacitance increases. 
9.3 Practical results 
The two proposed algorithms are implemented using the DSP software (Code Composer 
see Appendix E). The DSP execution time is 38 µs for normal three-level SVM and is 
36 µs for PS-SVM. An inverter dead time of 640 ns is provided using the Xilinx project. 
Capacitor over-voltage protection is provided using Xilinx such that when one of the 
three capacitors is over charged, all 12 inverter switches are commutated. Figure (9.9) 
shows the flow chart procedure for the practical system. 
Figure (9.1Oa) shows the load current and its spectrum. Parts b and c of figure (9.10) 
show the supply current and its spectrum using normal SVM and PS-SVM respectively. 
Parts d and e show the active filter current and its spectrum for both modulation 
schemes. Parts f and g show the capacitor voltages in each modulation case while parts 
h and i show the line voltage and its spectrum for normal SVM and PS-SVM 
respectively. It is clear from the parts of figure (9.10) that the voltage harmonic 
spectrum in the case of PS-SVM appears at 24 kHz and its multiples, while it appears at 
12 kHz for normal SVM, which agrees with the simulation results. See appendices G. 1. 
and G. 2 for R-L and R-C loads. 
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Figure 9.8. The effect of the integrator coefficient and capacitance on: 
(a) maximum overshoot using normal SVM, (b) maximum overshoot using PS-SVM, (c) 
restoration time using normal SVM, (d) restoration time using PS-SVM, (e) voltage ripple 
using normal SVM, and (f) voltage ripple using PS-SVM 
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Figure 9.10. Practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum for normal 
SVM (5A/div), (c) the supply current and spectrum for PS-SVM (5A/div), (d) the active filter 
current and spectrum for normal SVM (2.5A/div), (e) the active filter current and spectrum for 
PS-SVM (2.5A/div), (f) the capacitor voltages for normal SVM (100 V/div), (g) the capacitor 
voltages for PS-SVM (100 V/div), (h) the inverter output line voltage for normal SVM (400 
V/div), and (i) the inverter output line voltage for PS-SVM (400 V/div) 
Parts a and b of figure (9.11) show the capacitor voltage of phase `a' for normal SVM 
and PS-SVM respectively, due to a load resistance increase of 100% and then a 50% 
decrease. Parts c and d show the corresponding supply current of phase `a' for each 
modulation case. It is clear that the practical results agree with the simulation results. 
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Figure 9.11. Phase `a' capacitor voltage (100 V/div) and supply current (2 A/div) 
variation due to load resistance change: (a) increased by 100% for normal SVM, (b) 
increased by 100% for PS-SVM, (c) decreased by 50% for normal SVM, and (c) 
decreased by 50% for PS-SVM 
9.4 Conclusion 
In this chapter, an assessment of the three-level shunt active power filter has been 
presented. Capacitor voltage control is extended to the three-level inverter as a 
harmonic current extraction technique and predictive current control is used as the 
current control technique. The multilevel configuration extends the voltage rating of the 
active filter for the same switch voltage rating. The execution time of the developed 
algorithm, when using the conventional three-level SVM or phase shifted SVM, 
provides a high bandwidth active power filter displaying good filtering performance. 
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Chapter 10 
The five-level Shunt Active Power Filter 
In this chapter, the five-level cascaded type inverter is used as a shunt active power 
filter. The capacitor voltage control technique used in chapters eight and nine as a 
harmonic current extraction technique is extended to the five-level shunt active power 
filter with a technique proposed for balancing the capacitor voltages. The predictive 
current controller used in chapters eight and nine is used. Phase-shifted space vector 
modulation (PS-SVM) and hybrid space vector modulation (H-SVM) are used. The 
proposed five-level shunt active power filter is validated by simulation and practically 
for both the modulation techniques. A simulation validation for the seven-level shunt 
active power filter is presented to prove the applicability of the approach to higher level 
numbers. 
10.1 Five-level shunt active power filter 
There are two ways of applying the shunt APF in the medium voltage range, either by 
using a transformer or by extending the semiconductor switch ratings (via a multilevel 
inverter or series connection of semiconductor devices). For the transformer approach, 
the problem is in the high cost of medium voltage transformers and also as the voltage 
decreases at the secondary side, the current is increased by the inverse ratio, which 
means parallel operated inverters may be needed. 
The cascaded type multilevel inverter is suitable for use in a shunt active power filter. 
Shunt active power filters have been reported for all the three multilevel inverter types 
[10.1-10.8]. This previous research has concentrated on three-level inverters. For levels 
higher than three, there is the problem of maintaining the capacitor balance while 
maintaining good current tracking performance. Static VAR compensation is introduced 
in [10.6] for the eleven-level cascaded type inverter but for only a single pulse per half 
cycle for each cell, which gives a low control bandwidth, a crucial limitation in active 
filter applications. In this chapter the cascaded five-level inverter shown in figure (10.1) 
is used as a shunt active power filter. For a given semiconductor voltage rating, the 
five- 
level inverter gives a higher inverter output voltage than two and three level inverters. 
202 
Chapter 10: The five-level shunt active power filter 
if" 
e 
Ifb 
Ln 
e bn 
ifc Lb 
aI dc bf ldccl ecn 
Sni Sa'_' 
J Sbl Sb2 Scl Sc2 
dcnl(tI Cal 
i 
JJ 
dcbl(t) CbI ---111 Vdcci(t) Ccl an V bn V cn 
SO 
J 
Sa4 Sb3 
J 
Sb4 
I 
SO ]c4 
1 dca2 dcb2 l dcc2 
Sc5 Sc6 
V dca2 Cat 
q7] 
dcb2(t) Cb2 
Sb5 SM 
V dcc2 t Cci 
7 
Vbn V cn 
'T' (ýJb7 
J 
Sb8 
J 
Sch Sc8 
N 
Figure 10.1. The five-level inverter used as a shunt active power filter 
10.2 Proposed Active Power Filter 
The proposed five-level shunt active power filter combines harmonic current extraction, 
current control, and capacitor voltage balancing. As a harmonic current extraction 
technique, capacitor voltage control [10.9]-[10.12] is extended to a five-level active 
power filter. Predictive current control introduced in chapters eight and nine is used. 
Five-level phase-shifted SVM (PS-SVM) and hybrid SVM (H-SVM), discussed in 
chapter six, are used as a PWM technique and to maintain the symmetrical loading of 
the capacitors, aiding capacitor voltage balancing. 
10.2.1 Capacitor voltage control for harmonic extraction 
The capacitor voltage control technique has many advantages, viz., the number of 
sensors is minimized (the measured quantities are the supply currents, voltages of the 
PCC, and three of the six capacitor voltages) and also the computational burden is 
reduced. The capacitor voltage control technique from chapters eight and nine is 
extended to five-level operation. To maintain the power balance, the capacitor must 
instantaneously compensate for the difference between the supply and the load power. 
So controlling three capacitor voltages (Vdcal, Vdcbl, and vdccl) using three proportional- 
integral (PI) controllers results in outputs which are proportional to the instantaneous 
changes in power balance. Multiplying each of these outputs by the corresponding per 
unit voltage of the PCC, results in the corresponding reference supply currents. 
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10.2.2 Capacitor voltage balance 
There are three aspects to maintain the balance of the six capacitor voltages. The first 
aspect is to maintain the balance of three capacitors using the capacitor voltage control 
technique, as explained in section (10.2.1)The second aspect is the symmetrical loading 
of capacitors which is achieved by five-level PS-SVM or five-level H-SVM, which will 
be explained later. The third aspect is to interchange the digital control signals to the 
gate drives between one cell and the second cell in each phase, cycle-by-cycle to 
maintain the symmetry of pulses in a similar manner to that in [10.15]. A digital cycle 
detector is used for cycle-by-cycle digital exchange giving robust performance in the 
presence of noise introduced by the measurement feedback devices. Figure (10.2) shows 
the proposed system block diagram. 
10.3 Phase-shifted SVM for multilevel inverters 
In PS-SVM, superposition theory is applied to the multilevel inverter switches as 
discussed in chapter six. The use of five-level, PS-SVM allows a fast DSP execution 
time, since only simple two-level SVM calculations are carried out. Conventional two- 
level space vector modulation is applied to each three semiconductor switch groups of 
the three-phases and their complementary groups in the multilevel inverter. A pre- 
calculated time shift is introduced into the up-down counter of each switch group, then 
the output is summed and the required output voltage is obtained. For the m-level 
inverter, m-1 up-down counters are used, with a phase shift of T, "I(m-1) introduced 
between the counters. The main advantage of using PS-SVM in the five-level shunt 
APF is that symmetrical capacitor loading can be achieved, as all the switches are 
turned on and off once each switching cycle. 
SVM gives constant switching frequency and a 15% gain over sinusoidal PWM 
operation. The penalty of using this PWM technique is the switching loss is increased 
relative to conventional multilevel SVM. But conventional multilevel SVM can not be 
modified to symmetrically load the capacitors to maintain capacitor voltage sharing. 
Compared with series connected semiconductor devices, the switching loss is 
theoretically the same for a given inverter rating and in practice is lower since dynamic 
voltage sharing is not an issue. Also the output voltage dv/dt is lower than with the 
series connection. Five-level phase-shifted SVM (PS-SVM) has been discussed in detail 
in chapter six. 
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10.4 Simulation of the five-level APF using PS-SVM 
10.4.1 Five-level shunt active power filter state-space model 
The five-level inverter used as a shunt active power filter is shown in figure (10.1), from 
which the three inverter output phase voltages are expressed as: 
2 (10.1) 
where x=a, b or c vx0 
(t) = V" (t)"[Sx(4i-. 3) - SX(4º-2) i=] 
where x denotes phases a, b, and c. The switching state is '1' for the on-state and `0' for 
the off-state. The switches in each leg are complementary. Vdcal (t), Vdca2(t), Vdcbl (t), 
Vdcb2(t), Vdccl(t), and vdcc2(t) are the instantaneous capacitor voltages of both cells in each 
phase. Assuming balanced supply voltages and equal interfacing inductances, the phase- 
to-neutral voltages are: 
Van (t) 2 
- Vbn(t) = 3' -1 
vc, l 
(t) -1 
-1 -1 vao(t) 
2 -1 vbO (t) 
-1 2 v0(t) 
(10.2) 
The three active filter currents can be expressed as: 
di (t) 
where x=a, b or c 
(10.3) 
Equation (10.3) shows three independent currents. In simulation, the three currents must 
be checked to sum to zero. Equation (10.3) cannot be used for either unbalanced supply 
voltages or unequal interfacing inductances. In equation (10.3), the resistances of the 
interfacing inductors are neglected. The six capacitors currents (as shown in figure 
(10.1)) can be expressed in terms of the filter currents if,, ijb, and if, as: 
idcxi (t) = 
[Sa(4i 
3) - Sa(4i-2) 
Ji 
fx (t) for i=1,2 
(10.4) 
The six capacitor voltages are: 
dvdCXi (t) (10.5) 
idCxi (t) - -Cxý ' dt 
Substituting equation (10.4) into equation (10.5) yields 
dvdcxi [Sx(4i-3) (10.6) 
- 
Cxi 
'- 
Sx(4i-2) 
I' 
fx 
(t) 
dt 
Equations (10.3) and (10.6) represent the state-space model in the following form 
" . 
7) 
X=A. X + BE 
(10 
where A, X, B, and U are defined as follows 
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0 A12 A13 
A= A21 00 
A31 00 
and the 3-by-3 sub matrices are defined as follows. 
3L 3L 3L 
__ 
(Sa2 
- Sal) 
(Sa6 
- Sa5 / 
2(Sbl 
- Sb2 / A12 
3L 3L 3L 
/\/\/\ 
2(Sb5 
- Sb6 / 
(Sc2 
- Scl) (Sc6 - Sc5 / A13 
3L 3L 3L 
(Sb6 
- Sb5 / 
2(Scl 
- Sc2 / 
2(sc5 
- Sc6 / 
3L 3L 3L 
(Sa2 
- Sal) 000 
(Sb6 
- Sb5 / 
Cal Cb2 
A21 = 
(Sa6 - Sa5ý 00, and A31 =00 
Cat 
0 
(Sb2 - Sbl) 000 
L -bi 
X, B, and U are defined as 
X=I 
ifa(t) 
is(t) 
if, (t) 
Vdcal (t) 
(t) Vdca2 
V dcbl 
(t) 
V dcb2 
(t) 
V dccl 
(t) 
V dcc2 
(t) 
1, B= 
-1 0 0 
La 
-1 D 0 
Lb 
-1 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
ea (t) 
, and U= eb(t) 
e, (t) 
0 
(Sc2 
- Scl 
) 
Cc' 
(sc6 
- Sc5 
) 
cc2 
(10.8) 
(10.9) 
(10.10) 
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10.4.2 Simulation results 
The state-space model of the active filter presented in section (10.4.1) is simulated using 
Matlab/Simulink (see Appendix H. 3). The SVM is programmed using four m-files with 
an s-function block in Simulink, representing the SVM for each leg. The parameters 
used in simulation (and also the practical) are shown in Table 10.1. The non-linear load 
is a three-phase uncontrolled bridge rectifier feeding a 70 Ohm resistive load. Parts a to 
f of figure (10.3) show the load current, supply current, active filter current, and inverter 
output line voltage and its spectrum respectively. Parts a to f of figure (10.4) show the 
six capacitor voltages. 
Table 10.1. The five-level (and seven-level) system parameters 
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Figure 10.3. Simulation results: 
(a) load current, (b) supply current, (c) active filter current, (d) inverter output line 
voltage, and (e) its spectrum 
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10.4.3 System performance 
The five-level shunt APF inverter avoids using the transformer usually necessary with 
the two-level shunt APF in the medium voltage range. Five-level PS-SVM moves the 
harmonics to 4fsw (and its multiples) which in turn eases filtering characteristics and 
enables better performance with a lower interfacing inductance, compared to the two- 
level shunt APF plus transformer. There is the problem of increased switching losses as 
all the switches are turning on and off once 
in the switching cycle. The capacitance 
needed will be higher than the two-level equivalent to overcome the ripple summation 
in each cell in the same phase leg. 
(Electrically the two capacitors can be considered as 
series connected which reduces the effective capacitance). 
When using conventional 
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SVM for the five-level inverter, there are three problems. First balancing the capacitor 
voltages, second a long execution time which reduces the sampling frequency, and third 
higher distortion factor compared to the five-level PS-SVM as the voltage harmonics 
are shifted to fs, v and its multiples, instead of (m-1)f,, as in PS-SVM. Using five-level 
PS-SVM results in faster execution times as only simple two-level SVM calculations 
are performed. 
The three assement terms used in chapter eight are used as performance indices. Parts a 
to c of figure (10.5) show the maximum overshoot, restoration time, and voltage ripple 
as a function of capacitance and switching frequency (the sampling frequency is 
assumed to be equal to the switching frequency). As in chapter eight, it can be 
concluded that the switching frequency does not affect the three performance indicators. 
Also increasing the capacitance increases the restoration time and reduces the maximum 
overshoot and the voltage ripple. 
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Figure 10.5. The effect of the switching frequency and capacitance on: 
(a) maximum overshoot, (b) restoration time, and 
(c) voltage ripple 
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10.4.4 Proportional-integral (PI) controller design 
Three identical PI controllers are used for capacitor voltage control. In simulation and 
practice, kI and kp are both 0.1 
For a 50% load current reduction, parts a to c of figure (10.6) show the maximum 
overshoot, the restoration time, and the voltage ripple as a function of capacitance and 
integrator coefficient (kI). It can be concluded that increasing both the integrator 
coefficient and the capacitance decreases the maximum overshoot, while increasing the 
integrator part and decreasing the capacitance, decreases the restoration time. The 
voltage ripple is independent of the integrator coefficient and decreases as capacitance 
increases. 
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Figure 10.6. The effect of the integrator coefficient and capacitance on: 
(a) maximum overshoot, (b) restoration time, and (c) voltage ripple 
10.4.5 Nine-level operation of the five-level APF 
8000 
Nine-level operation of the five-level APF can be achieved 
if capacitor values of C and 
3C are used for the two cells in each phase, whence each cell voltage will 
be VDc and 
VDc / 3, respectively. The nine-levels obtained are 
0, ±3 VDc ±3V DC ±V DC 
±3V 
Dc ' 
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Figure (10.7) shows a phase leg of the five-level inverter for nine-level operation. The 
modulation index for the upper cell in figure (10.7) is 
Vref 
mQ =- 
4VDC cos 
6 
and for the lower cell: 
(10.11) 
Vref 
mQ = 
4 
VDC 
cos 
(10.12) 
36 
The definitions of these two modulation indices (equation (10.11) and (10.12)) rotate 
cycle-by-cycle on the two cells as the PWM signals rotate on the two cells. To equate 
switching losses in each cell, the upper cell has a lower switching frequency with higher 
rated semiconductor devices (the semiconductor switch sustains Vdc). The lower cell has 
a higher switching frequency and a lower semiconductor ratings (Vdc/3). Table 10.2 
indicates the main parameters used for the simulations. Parts a and b of figure (10.8) 
show the active filter current and supply current. Parts c and d show the output line 
voltage and the power spectrum in which the line voltage has 17 level (2x9 levels - 1) 
while the harmonics are shifted to 2f1 and 2f2 and their multiples (2 x6 kHz and 2x 12 
kHz and their multiples). Parts e to g of figure (10.8) show the six capacitor voltages. 
Table 10.2. System parameters for nine-level 
oneration of five-level inverter 
Upper cell Lower cell 
Capacitance (tF) 2200 6600 
DC voltage (V) 160 160/3 
fsw (kHz) 6 12 
fs (kHz) 24 
10.5 Practical results using PS-SVM 
Vdc 
Vdr 
3 
Figure 10.7. A phase leg of the five- 
level inverter for nine-level operation 
The execution time of the DSP program is 37 µs. 
In the DSP program (see Appendix 
F. 1), the reference and measured capacitor voltages are compared, the reference active 
filter current is extracted, and then the reference voltages are predicted. 
The sampling 
frequency (24.42 kHz) is twice the switching frequency (12.21 kHz). A signal is sent 
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from the DSP to the AED-106 for the cycle-by-cycle exchange performed within 
Xilinx. Then the Xilinx project produces the switching decision from the known sector 
and time periods (to, tl, t2, and tA A switching dead time of 640 ns is introduced by the 
Xilinx project. Figure (10.9) shows the flow chart of the practical system procedures. 
Parts a to d of figure (10.10) show the load current, supply current, active filter current, 
and the inverter output line voltage and their spectra in each case, respectively. Parts a 
to c of figure (10.11) show the six capacitor voltages. The imbalance on the lower 
capacitor voltages occurs because these voltages are indirectly controlled. Figure 
(10.12) shows the capacitor voltage and supply current of phase `a' due to a load 
resistance increase of 100% (part (a)) and then a 50% decrease (part (b)). See Appendix 
G. 3 for R-L and R-C loads. 
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10.6 Hybrid SVM for multilevel inverters 
An alternative PWM technique is the 
hybrid SVM. In H-SVM, superposition theory is 
applied to the multilevel inverter semiconductor switches 
as discussed in chapter six. 
Five-level H-SVM is less complex and has a 
faster execution time than conventional 
multilevel SVM, as only the three-level 
SVM calculations are performed. Conventional 
u. H200.000js 
(C) 
8Kj'" 
ý5 ýL 
l 
sA Line \. 0.00 V 2oon, v ® o. oi Ch 
215 
IVlat h 20OrrmV S. ookHzlýs 1-200.000 As 
(d) 
Chapter 10: The five-level shunt active power filter 
three-level SVM is applied to both the upper three cells as a group and the lower as the 
second group of the three-phases. A pre-calculated shift in time is introduced into the 
up-down counters of each switch group, then the output is summed and the required 
output voltage is obtained. For the m-level inverter, (m-1)/2 up-down counters are used 
with a phase shift of TS,, J2(m-1) introduced between the counters. The main advantage 
of using H-SVM in the five-level shunt APF is that symmetrical loading of capacitors 
can be achieved as all the cells contributed to the active filter current in each switching 
cycle. The penalty of using this PWM technique is the switching loss and output dv/dt 
are increased relative to conventional multilevel SVM. Five-level H-SVM has been 
discussed in detail in chapter six. 
10.7 Simulation results for H-SVM 
The system main parameters are shown in Table 10.3. Parts a to f of figure (10.13) show 
the load current, supply current, active filter current, and inverter output line voltage and 
its spectrum respectively. Parts a-f of figure (10.14) show the six capacitor voltages. 
Table 10.3. The system parameters 
* VD, 
C 
100 V 
Supply voltage 110 V 
C 2200 µF 
L 10 mH 
Sampling frequency 24.42 kHz 
Switching frequency 12.21 kHz 
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Figure 10.13. Five-level H-SVM simulation results: 
(a) load current, (b) supply current, (c) active filter current, (d) inverter output line 
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10.8 Practical results for H-SVM 
The execution time of the DSP program is 39 µs (see Appendix F. 2). A dead time of 
640 ns is provided using the Xilinx project. Figure (10.15) shows the now chart of the 
practical system procedures. Parts a to d of figure (10.16) show the load current, supply 
current, active filter current and the inverter output line voltage and the spectrum in 
each case, respectively. Parts a to c of figure (10.17) show the six capacitor voltages. 
Figure (10.18) show the capacitor voltage and supply current of phase `a' due to a load 
resistance increase of 100% (part (a)) and then a 50% decrease (part (b)), respectively. 
There is a good agreement between the practical and simulation results. See Appendix 
G. 4 for R-L and R-C loads. 
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Figure 10.15. Practical system flow chart 
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Figure 10.18. Phase `a' capacitor voltage (40 V/div) and supply current (2 A/div) 
variation due to load resistance change (a) increased by 100% (b) decreased by 50% 
10.9 Seven-level Shunt Active Power Filter 
The seven-level cascaded type inverter, shown 
in figure (10.19) is investigated as a 
shunt power filter. The capacitor voltage control 
technique used as a harmonic current 
extraction method for the two-level 
inverter is extended to the seven-level shunt active 
power filter. A predictive current controller 
based on the supply current (not the active 
0l Stop 
i, J- .,,..... ... ý..... i.. ýý. ý ... ......... . .... 
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filter current) is applied. Seven-level phase-shifted SVM is used as a PWM technique. 
Because of hardware limitations, the seven-level shunt active power filter is validated 
only by simulation. 
10.9.1 Capacitor voltage control 
To maintain the balance of the nine capacitor voltages, the digital signals to the 
semiconductor devices for each cell of the three cells in each phase are exchanged 
during consecutive three cycles. Symmetrical capacitor loading is achieved by seven- 
level PS-SVM which will be discussed later. Figure (10.20) shows the proposed block 
diagram. 
i fa L 
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e an 
e bn 
ecl, 
Figure 10.19. The seven-level inverter used as a shunt active power filter 
(freewheel diodes not shown, main switches shaded) 
10.9.2 Seven-level phase-shifted SVM for multilevel inverters 
For the seven-level inverter, six up-down counters are used with a phase shift of 
TS,,, 16 
between the counters as shown in figure (10.21). The main advantage of using 
PS-SVM 
in the seven-level shunt APF is that capacitor symmetrical 
loading can be achieved 
since the switches are turned on and off once each 
switching cycle. The penalty of using 
this PWM technique is that the switching 
loss is increased compared to conventional 
multilevel SVM. 
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Figure 10.21. The up-down counters used for seven-level inverter 
For the seven-level cascaded multilevel inverter shown in figure (10.19), the 36 
switches are divided into 6-groups (each group represents a leg of one cell for the three 
phases). Generally group i can be defined as 
(Sa(4i-3), Sb(4i-3), Sc(4i-3)) and (Sa4i, Sb4i, Sc41), and their complementary (Sa(4i-1), Sb(4i-I ), Sc(4i- 
1)) and (Sa(4i-2)) Sb(4i-2), Sc(4i-2)) respectively, where 1Si<3. 
10.9.3 Simulation of the seven level inverter 
i. Seven-level shunt active power filter state-space model 
The analysis follows a similar procedure as for the five-level case in section 10.4.1. The 
output phase voltages of the seven-level inverter shown in figure (10.19) are expressed 
as: 
3 
vx0 V dcxi 
(Sx(4i-3) 
- 
Sx(4i-2) 
i=1 
(10.13) 
The switches in each leg are complementary. Vdcal(t), Vdca2(t), Vdca3(t), Vdcbl(t), Vdcb2(t), 
Vdcb3(t), vdccl(t), vdcc2(t), and vdcc3(t) are the instantaneous capacitor voltages of the phases 
a, b, and c respectively. Assuming balanced supply voltages and equal interfacing 
inductances, the phase-to-neutral voltage are: 
va,, (t) 2 
Vbn (t) =3 -1 
vin (t) -1 
-1 -1 VaO (t) 
2 -1 vbO (t) 
-1 2 
)v0(t)J 
The three active filter currents can be expressed as: 
dlf; 
= v,, n(t)-e,, 
(t) wherex = a, borc 
dt 
(10.14) 
(10.15) 
Equation (8.10) shows three independent currents. In simulation, the three currents must 
be checked to sum to zero. 
Equation (8.9) cannot be used for either unbalanced supply 
l .ýi. 
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voltages or unequal interfacing inductances. The nine capacitor currents can be 
expressed in terms of the filter currents i fn, ifb, and i f, as: 
ldcxi (t) = Sx( li-3) - Sx(4i-2) 
I 
fx 
(t) i=1,2,3 10.16 
The nine capacitor voltages are 
dvdcXl (t) (10.17) 
idcxi (t) - -Cxý" dt 
Substituting (10.16) into (10.17) yields 
dvdCx; (t) 
_ 
(10.18) 
- C. ri '- 
[S. 
ý(4i-3) - 
Sx(4i-2) 
Il 
fx 
(t) 
dt 
Equations (10.15) and (10.18) represent the state-space model in the form 
" (10.19) X=A. X + B. U 
where the sparse matrix A is defined as 
(10.20) A12 A13 A14 (10) 
A 
A21 000 
= A31 000 
A41 000 
The 4-by-4 sub-matrices A11, A12, A21, and A22 axe defined as 
I 
2(s1 - Sa2) 
2(Sa5 
- Sao I 
2(Sa9 
-Salo 
3L 3L 3L 
_ 
(Sa2 
- Sal) 
(5a6 
- Sa5) 
(Sa10 
- Sa9 / 
A12 
3L 3L 3L 
(Sa2 - Sal) 
(Sa6 
- Sa5) 
(Sa10 
- Sa9 
3L 3L 3L 
S-S 
(S 
- Sb51 tS610 - Sb91 
\Sc2 - 
Sc1 I 
(Sc6 
- Sc5 I 
(Sc10 
- Sc9 1 
62 bl 66 
3L 3L 3L 
3L 3L 3L 
A 
2(Sbl -Sb2) 
21Sb5 -Sb6) 
2(Sb9 -56101 A14 = `Sc2 
- Sc1) 
(Sc6 
- Sc5 / 
(Sc10 
- Sc9 / 
- 13 - 3L 3L 3L 
3L 3L 3L 
1 
(Sb6 
-Sb51 15610 -Sb9! 
2\sc1 
- Sc2 I 
2(Sc5 
- Sc6 I 
2(sc9 
- Sc10 (Sb2 
561 
3L 3L 3L 3L 
3L 3L 
(Sa2 
-Sal) 0QQ 
(Sb2 
- Sbl Q00 
(sc2 
- Scl 1 
Cal Cbl 
Ccl 
A21 
l 
! A41 =00 
(Sc6 
- Sc5 I (10.21) 
- 
(Sa6 
- Sa5 0 /Q A31 
-_Q 
`Sb6 - Sb5 Q 
C 
C'b2 c2 Ca2 ( 
\Sc10 - Sc9 (s - Sa9 
(Sb10 
- Sb9 I000 
a10 0QQ 
ea3 C63 
Cc3 
X, B, and U are defined as: 
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X=1 
ifa(t) 
is(t) 
i1(t) 
V deal 
(t) 
(t) Vdca2 
Vdca3 (t) 
V dcbl 
(t) 
V dcb2 
(t) 
V dcb3 
(t) 
V dccl 
(t) 
V dcc2 
(t) 
Vdcc3 (t) 
ii. Simulation results 
i, B= I 
-1 0 0 
L 
1 0 : 0 
L 
1 0 0 : 
L 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
ea (t) 
, and U= eb 
(t) 
ec (t) 
(10.22) 
The state-space model of the active filter is simulated using Matlab/Simulink. Seven- 
level PS-SVM is programmed using six m-files with s-function blocks in Simulink. The 
same system parameters are used as for the five-level case. Parts a to f of figure (10.22) 
show the load current, supply current, active filter current, capacitor voltages, and 
inverter output line voltage and its power spectrum, respectively. As can be seen in 
figure (10.22e), the first harmonic appears at 72 kHz, six times the switching frequency 
which improves the effectiveness of the interfacing inductance, enabling lower inductance. 
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Figure 10.22. Seven-level simulation results: 
(a) supply current, (b) filter cu rrent, (c) inverter out put line voltage, and (d) its power spectrum 
10.10 Cell failure 
If an uncontrolled cell fails, the five-level APF can continue to operate provided PS- 
SVM is employed. Figure (10.23) shows continued operation after the uncontrolled cell 
of phase `c' has failed short circuit, using PS-SVM. This feature is not applicable to 
conventional SVM because of the lack of redundant states. Although operation 
continues with H-SVM, output performance is poor because control of the complete cell 
is lost. Figure (10.24) shows continued operation after the uncontrolled cell of phase `c' 
has failed short circuit when using H-SVM. 
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Figure 10.23. Cell failure of five-level APF using PS-SVM: 
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(g) supply current and its spectrum (5A/div), and (h) active filter current and its spectrum 
(2.5A/div). 
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Figure 10.24. Cell failure of five-level APF using H-SVM: 
six capacitor voltages (40V/div): (a) Vdcal and Vdca2, (b) Vdcbl and Vdcb2, and (c) Vdccl and Vdcc2 
inverter line voltages (200V/div): (d)Vab, (e) Vbc, and (f) vca 
(g) supply current and its spectrum (5A/div), and (h) active filter current and its spectrum 
(2.5A/div). 
10.11 Conclusion 
A five-level shunt active power filter has been presented and validated by simulation 
and practically using PS-SVM and H-SVM. A capacitor voltage control technique for 
harmonic current extraction has been extended to the five-level inverter. A cycle-by- 
cycle PWM exchange technique has been proposed for capacitor voltage balancing. 
Three sensors only, irrespective of the number of levels, have been used for capacitor 
voltages. These three features enable the shunt APF to be employed in the medium- 
voltage range. Voltage imbalance on the indirectly controlled capacitor is a 
disadvantage. Also a seven-level shunt active power filter has been presented and 
simulated. Seven-level PS-SVM is used as the PWM technique. 
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Conclusion 
11.1 General conclusion 
This thesis has addressed the use of the multilevel inverter as a shunt active power filter, 
in order to extend the filter rating to the medium voltage range. A general review of 
multilevel inverter types and their open loop modulation techniques has been presented. 
A comparison between inverters with series connected power semiconductor devices 
and the multilevel structure has been presented. A generalized approach for conduction 
loss calculation with carrier based pulse width modulation has been presented. A 
generalized and systematic approach for the generation of multilevel space vector 
modulation with a fast, fixed execution time has been proposed. New space vector 
modulation techniques for the multilevel inverter have been proposed and outlined. A 
predictive current control technique for the two-level shunt active power filter has been 
proposed and assessed. The capacitor voltage harmonic current extraction technique for 
the two-level active power filter has been extended to three-level and five-level active 
power filters using two different pulse width modulation techniques. A novel balancing 
technique for the five-level active power filter has been practically implemented, and an 
extension to the seven-level filter has been simulated. 
11.2 Author's Contribution 
In chapter three, a comparison between inverters with series connected power 
semiconductor devices and multilevel structures, as a way to extend the switch rating to 
medium and high-voltage applications, has been conducted. The multilevel 
inverter is 
better in terms of total harmonic distortion, distortion factor, simplicity of gate drive 
circuits, switching losses, and common mode voltage, than the series connection-based 
inverter. However both techniques have the same performance in terms of conduction 
loss. 
Also in chapter three, a generalized approach 
for multilevel inverter conduction loss 
calculation for carrier based PWM techniques, 
has been presented. This approach can be 
used for any modulating or carrier signal, and can 
be used for SVM by applying it to 
triplen harmonic injected PWM. 
In chapter five, a generalized theory 
for multilevel SVM has been presented. This 
theory is based on a systematic numerical analysis 
algorithm with fast, fixed DSP 
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execution time, independent of the number of levels. In addition, the algorithm 
procedures, saves the complexity faced with multilevel SVM implementation. 
In chapter six, innovative SVM approaches for multilevel inverters have been proposed. 
Phase shifted SVM has been proposed. It has the same features as the PS-carrier based 
PWM. It is simple to implement but needs (m-1) up-down counters for an m-level 
inverter and the switching loss is m-1 times that with conventional multilevel SVM. 
Hybrid SVM has been proposed and has the same features as hybrid carrier based 
PWM. In this technique, three-level SVM is used (m-1)/2 times with (m-1)/2 shifted up- 
down counters with an m-level inverter. The switching losses are (m-1)/2 times those 
with conventional multilevel SVM. Mapped phase shifted SVM uses only one up 
counter, instead of (m-1) up-down counters in phase shifted SVM, by mapping the 
corresponding states of the shifted up-down counters to one up counter, giving the same 
result. Mapped hybrid SVM for the five-level inverter has been considered using one 
up-down counter instead of two as would be used with hybrid-SVM. The short 
execution time is the main feature of the new SVM algorithms. 
In chapter eight, predictive current control for the two-level shunt active power filter has 
been investigated. The capacitor voltage control technique for harmonic current 
extraction is used with SVM as a PWM technique. 
In chapter nine, the capacitor voltage control technique for the two-level shunt active 
power filter has been extended to the three-level cascaded type shunt active power filter. 
Two different SVM techniques have been used, phase shifted SVM and hybrid SVM. 
The first is easier to be implemented when using mapped phase shifted SVM. Good 
filtering performance is possible with the two techniques. 
In chapter ten, the capacitor voltage control technique has been extended to levels 
higher than three with the proposed method using three capacitor voltage sensors, 
independent of the number of levels (cells). Two different SVM techniques have been 
used, viz., phase shifted SVM and hybrid 
SVM for the five-level shunt active power 
filter. The later can be replaced by the mapped hybrid SVM for ease of implementation. 
The simulation results for the seven-level shunt active power 
filter have been presented 
to validate the concept of capacitor voltage 
balance for levels higher than five. 
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11.3 Future research 
  The application of the multilevel inverter should be assessed for replacement of 
the series connection method used for the high voltage DC transmission 
(HVDC). 
  Investigation of the application of conventional SVM for capacitor voltage 
balancing of the diode clamping multilevel inverter for levels higher than three, 
using the generalised theory of multilevel SVM. 
  Investigate the capacitor voltage balance in the five-level inverter, solving 
voltage imbalance of the lower three capacitor voltages. 
  Extend the voltage rating of the practical test rig used for the five-level APF. 
  Identifying a compromise between the APF bandwidth and its losses. 
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Generalized algorithm for multilevel SVM 
% Generalized algorithm for multilevel SVM 
function [sys, xO, str, ts] = new_algorithm(t, x, u, flag, mf) 
mf=4*60; 
switch flag, 
%%%%%%%%%%%%%%%%%% 
Initialization % 
%%%%%%%%%%%%%%%%%% 
% Initialize the states, sample times, and state ordering strings. 
case 0 
[sys, xO, str, ts]=mdllnitializeSizes(mf); 
case 2, 
sys=mdlUpdate(t, x, u, mf); 
case 3 
sys=mdlOutputs(t, x, u, mf); 
case 4, 
sys=mdlGetTimeOfNextV arHit(t, x, u, mfl; 
case { 1,9 } 
sys=[]; 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
% Unexpected flags (error handling)% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
% Return an error message for unhandled flag values. 
otherwise 
error(['Unhandled flag = ', num2str(flag)]); 
end 
function [sys, xO, str, ts] = mdllnitializeSizes(mf) 
sizes = simsizes; 
sizes. NumContStates = 0; 
sizes. NumDiscStates = 16; 
sizes. NumOutputs = 3; % dynamically sized 
sizes. NumInputs = 4; % dynamically sized 
sizes. DirFeedthrough = 1; % has direct feedthrough 
sizes. NumSampleTimes = 1; 
sys = simsizes(sizes); 
A= [0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; -1; -1; -1]; 
str = []; 
is = [-2 0]; % inherited sample time 
function sys=mdlUpdate(t, x, u, mf, tss) 
tss=0.02/(2*mf); 
x(1)=floor(t/(2*tss)); 
if u(2) >=2*pi 
u(2)=u(2)-2*pi; 
else 
u(2)=u(2); 
end; 
s=floor(u(2)/(pi/3))+1; %theta to determine the sector 
u(2)=u(2)-(s-1)*(pi/3); 
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% check for over modulation 
if u(1)>(((u(3)*(u(4)-1)*cos(pi/6))/(sin(u(2)+pi/3)))-1) 
vi=((u(3)*(u(4)-1) *cos(pi/6))/(sin(u(2)+pi/3))-1); 
else 
vi=u(1); 
end; 
a=floor(vi*cos(u(2)+(pi/6))/(u(3)*cos(pi/6)))+1; % to determine A 
b=floor(vi*cos((pi/6)-u(2))/(u(3)*cos(pi/6)))+1; % to determine B 
h=floor(vi*sin(u(2))/(u(3)*cos(pi/6)))+1; % to determine H 
delta=u(3)^2*cos(pi/6)*(2*a-2*b+2*h-1); 
al 1=u(3)*cos(pi/6)*(b-h-a); 
a12=0.5*u(3)*(-3*a+3*b-3*h+2); 
a13=u(3)A2*cos(pi/6)*(a*h+hA2-h+b*a-bA2); 
a21=u(3)*cos(pi/6); 
a22=-u(3)/2; 
a23=-u(3)A 2*cos(pi/6)*(b-h); 
a3 1=(a-b+h- 1)*u(3)*cos(pi/6); 
a32=(3*a-3*b+3*h-1)*0.5*u(3); 
a33=u(3)A2*cos(pi/6)*(bA2-a*b-b+2*a-a*h+2*h-1-h^2); 
x(3)=tss*(vi*cos(u(2))*al l+vi*sin(u(2))*al2+al3)/delta; 
x(4)=tss*(vi*cos(u(2))*a21+vi*sin(u(2))*a22+a23)/delta; 
x(5)=tss*(vi*cos(u(2))*a31+vi*sin(u(2))*a32+a33)/delta; 
reg=-a+bA2-b+1+h; % to determine the region number 
if s==2 s==4 s==6 
are=x(4); 
x(4)=x(5); 
x(5)=are; 
else 
x(4)=x(4); 
x(5)=x(5); 
end; 
x(3)=0.5*x(3); 
if x(3)<0.0000001 
x(4)=x(4)-0.0000001 +x(3); 
x(5)=x(5)-0.0000001+x(3); 
x(3)=0.0000001; 
end; 
if x(4)<0.0000001 
x(5)=x(5)-0.0000001+x(4); 
x(4)=0.0000001; 
else if x(5)<0.0000001 
x(4)=x(4)-0.0000001 +x(5); 
x(5)=0.0000001; 
end; 
end; 
x(7)=x(3)+2*x(1)*tss; 
x(8)=x(4)+x(7); 
x(9)=x(5)+x(8); 
x(10)=x(3)+x(9); 
x(11)=x(3)+x(10); 
x(12)=x(l 1)+x(5); 
x(13)=x(12)+x(4); 
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for k=1: u(4) 
f(1,1, k)=(k-1)*10101; 
end; 
for n=1: (u(4)-1) 
for j=1: u(4)-n 
for i=1: n 
f(n+1, i, j)=10000*n+100*(i-1)+0-1)* 10101; 
end; 
for i=n+1: 2*n 
f(n+1, i, j)=10000*(2*n+1-i)+100*n+o-1)* 10101; 
end; 
for i=2*n+1: 3*n 
f(n+l, i, j)=100*n+(i-2*n-1)+(j-1)* 10101; 
end; 
for i=3*n+1: 4*n 
f(n+l, i, j)=(4*n+1-i)* 100+n+o-1)* 10101; 
end; 
for i=4*n+1: 5*n 
f(n+1, i, j)=10000*(i-4*n-1)+n+(j-1)*10101; 
end; 
for i=5*n+1: 6*n 
f(n+1, i, j)=10000*n+(6*n+1-i)+O-1)*10101; 
end; 
end; 
end; 
if b==1 
b1=1.000000000000001; 
else 
b1=b; 
end; 
a1=b; 
z2=floor((reg-b*(b-2))/2)+(s- 1)*(b- 1); 
a2=z2-6*(b-1)*floor((z2-1)/(6*(b1-1))); 
a3=1; % it can be chosen to be between 1: m-b-1 
a4=b+1-(1-rem(b, 2))*rem((s*reg), 2)-(1-rem(reg, 2))*rem((s*b), 2); 
z5=floor((reg+l-b*(b-2))/2)+b*(s-1)+(1-rem(s, 2))*[(1-rem(reg, 2))*(1- 
rem(b, 2))+rem(reg, 2)*rem(b, 2)]-(s-1)*(rem(s*b, 2)*(1-rem(reg, 2))+rem(s*reg, 2)*(1-rem(b, 2))); 
a5=z5-6*b*floor((z5-1)/(6*b)); 
a6=a3; % it can be chosen to be between 1: m-b-1 
a7=b+1-(1-rem(b, 2))*(1-rem(s, 2))*rem(reg, 2)-(1-rem(reg, 2))*(1-rem(s, 2))*rem(b, 2); 
a8=l+floor((reg-b*(b-2))/2)+(b-1)*(s-1)+(s-1)*rem(s, 2)+((l -rem(b, 2))*(1- 
rem(reg, 2))+rem(b, 2)*rem(reg, 2))*(s-2) *(1-rem(s, 2))-6*(b-1)*floor(reg/(b 1' 2- 
1))*floor(s/6)*[rem(reg, 2)*(1-rem(b, 2))+rem(b, 2)*(1-rem(reg, 2))]; 
a9=a3+(1-rem(b, 2))*(1-rem(s, 2))*rem(reg, 2)+(1-rem(reg, 2))*(1-rem(s, 2))*rem(b, 2); % it can be 
chosen to be between 1: m-b-1 
alO=al; 
a 11=a2; 
a12=a3+1; % it can be chosen to be between 1: m-b-1 
r 1=floor(f(a l , a2, a3)/10000); 
r2=floor((f(al, a2, a3)-10000*r 1)/100); 
r3=f(a l , a2, a3)-10000*r 
l- 100*r2; 
r4=floor(f(a4, a5, a6)/10000); 
r5=floor((f(a4, a5, a6)-10000*r4)/ 100); 
r6=f(a4, a5, a6)-10000*r4-100*r5; 
r7=floor(f(a7, a8, a9)/ 10000); 
r8=floor((f(a7, a8, a9)-10000*r7)/100); 
r9=f(a7, a8, a9)-10000*r7-100*r8; 
r10=floor(f(a10, a11, a12)/10000); 
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r 11=floor((f(a l 0, a ll ,al 2)-10000*r 10)/ 100); 
r12=f(al O, al 1, a12)-10000*r10-100*rl 1; 
sO=[rl r2 r3]; 
sl=[r4 r5 r6]; 
s2=[r7 r8 r9]; 
s7=[rlO rl 1 r12]; 
if t>=x(7) & t< x(8) 
sout=s l; 
else if t>=x(8) & t< x(9) 
sout=s2; 
else if t>=x(9) & t< x(10) 
sout=s7; 
else if b= x(10) & t< x(11) 
sout=s7; 
else if t>= x(11) & t< x(12) 
sout=s2; 
else if t>=x(12)&t<x(13) 
sout=s 1; 
else 
sout=sO; 
end; 
end; 
end; 
end; 
end; 
end; 
%e 1(i)=(1/3)*[2*s(i, l)-s(i, 2)-s(i, 3)]; 
% e2(i)=(1/3)*[2*s(i, 2)-s(i, l)-s(i, 3)]; 
x(14) = sout(1); 
x(15) =sout(2); 
x(16) =sout(3); 
%e 12=e 11-e22; 
%e55=el 1-0.5*e22(i)-0.5*e33(i); 
%e66=0.5*(3^0.5)*[e22(i)-e33(i)]; 
sys=x; 
function sys = mdlOutputs(t, x, u, mf) 
tss=0.02/(2*mf); 
x(l)=floor(t/(2*tss)); 
if u(2) >=2*pi 
u(2)=u(2)-2*pi; 
else 
u(2)=u(2); 
end; 
s=floor(u(2)/(pi/3))+1; %theta to determine the sector 
u(2)=u(2)-(s-1)*(pi/3); 
% check for over modulation 
if u(1)>(((u(3)*(u(4)-1)*cos(pi/6))/(sin(u(2)+pi/3)))-1) 
vi=((u(3)*(u(4)- 1)*cos(pi/6))/(sin(u(2)+pi/3))- 1); 
else 
vi=u(1); 
end; 
a=floor(vi*cos(u(2)+(pi/6))/(u(3)*cos(pi/6)))+1; % to determine A 
b=floor(vi*cos((pi/6)-u(2))/(u(3)*cos(pi/6)))+1; % to determine B 
h=floor(vi*sin (u(2))/(u(3)*cos (pi/6)))+l; % to determine H 
delta=u(3)^2*cos(pi/6)*(2*a-2*b+2*h-1); 
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al 1=u(3)*cos(pi/6)*(b-h-a); 
a12=0.5*u(3)*(-3*a+3*b-3*h+2); 
a13=u(3)A2*cos(pi/6)*(a*h+hA2-h+b*a-bA2); 
a21=u(3)*cos(pi/6); 
a22=-u(3)/2; 
a23=-u(3)^2*cos(pi/6)*(b-h); 
a3 1=(a-b+h- 1)*u(3)*cos(pi/6); 
a32=(3 *a-3 *b+3 *h-1) *0.5 *u(3 ); 
a33=u(3)^2*cos(pi/6)*(b^2-a*b-b+2*a-a*h+2*h-1-h^2); 
x(3)=tss*(vi*cos(u(2))*al l+vi*sin(u(2))*al2+al3)/delta; 
x(4)=tss*(vi*cos(u(2))*a21+vi*sin(u(2))*a22+a23)/delta; 
x(5)=tss*(vi*cos(u(2))*a31+vi*sin(u(2))*a32+a33)/delta; 
reg=-a+b^2-b+ l+h; % to determine the region number 
if s==2 I s==4 I s==6 
are=x(4); 
x(4)=x(5); 
x(5)=are; 
else 
x(4)=x(4); 
x(5)=x(5); 
end; 
x(3)=0.5*x(3); 
if x(3)<0.0000001 
x(4)=x(4)-0.0000001+x(3); 
x(5)=x(5)-0.0000001+x(3); 
x(3)=0.0000001; 
end; 
if x(4)<0.0000001 
x(5)=x(5)-0.0000001 +x(4); 
x(4)=0.0000001; 
else if x(5)<0.0000001 
x(4)=x(4)-O. 000000 1 +x (5 ); 
x(5)=0.0000001; 
end; 
end; 
x(7)=x(3)+2*x(1)*tss; 
x(8)=x(4)+x(7); 
x(9)=x(5)+x(8); 
x(10)=x(3)+x(9); 
x(11)=x(3)+x(10); 
x(12)=x(11)+x(5); 
x(13)=x(12)+x(4); 
for k=1: u(4) 
f(1, l, k)=(k-1)* 10101; 
end; 
for n=1: (u(4)-1) 
for j=1: u(4)-n 
for i=1: n 
f(n+1, i, j)=10000*n+100*(i-1)+0-1)*10101; 
end; 
for i=n+1: 2*n 
f(n+l, i, j)=10000*(2*n+l-i)+100*n+0-1)*10101; 
end; 
for i=2*n+1: 3*n 
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f(n+1, i, j)=100*n+(i-2*n-1)+0-1)*10101; 
end; 
for i=3*n+1: 4*n 
f(n+l, i, j)=(4*n+l-i)*100+n+0-1)*10101; 
end; 
for i=4*n+1: 5*n 
f(n+l, i, j)=10000*(i-4*n-1)+n+0-1)*10101; 
end; 
for i=5*n+1: 6*n 
f(n+1, i, j)=10000*n+(6*n+1-i)+O-1)* 10101; 
end; 
end; 
end; 
if b==1 
b1=1.000000000000001; 
else 
b1=b; 
end; 
a1=b; 
z2=floor((reg-b *(b-2))/2)+(s- 1) *(b- 1); 
a2=z2-6* (b- 1) *floor((z2-1)/(6 *(b 1-1))); 
a3=1; % it can be chosen to be between 1: m-b-1 
a4=b+ 1-(1-rem(b, 2))*rem((s*reg), 2)-(1-rem(reg, 2))*rem((s*b), 2); 
z5=floor((reg+ 1-b*(b-2))/2)+b*(s-1)+(1-rem(s, 2)) * [(1-rem(reg, 2)) *(1- 
rem(b, 2))+rem(reg, 2) *rem(b, 2)]-(s-1) *(rem(s*b, 2)*(1-rem(reg, 2))+rem(s*reg, 2)*(1-rem(b, 2))); 
a5=z5-6*b*floor((z5-1)/(6*b)); 
a6=a3; % it can be chosen to be between 1: m-b-1 
a7=b+l -(1-rem(b, 2))*(1-rem(s, 2))*rem(reg, 2)-(1-rem(reg, 2))*(1-rem(s, 2))*rem(b, 2); 
a8=1 +floor((reg-b*(b-2))/2)+(b- 1)*(s- 1)+(s- 1)*rem(s, 2)+((1-rem(b, 2))*(1- 
rem(reg, 2))+rem(b, 2)*rem(reg, 2))*(s-2)*(1-rem(s, 2))-6*(b-1)*floor(reg/(b 1 "2- 
1))*floor(s/6)*[rem(reg, 2)*(1-rem(b, 2))+rem(b, 2)*(1-rem(reg, 2))]; 
a9=a3+(1-rem(b, 2))*(1-rem(s, 2))*rem(reg, 2)+(1-rem(reg, 2))*(1-rem(s, 2))*rem(b, 2); % it can be 
chosen to be between 1: m-b-1 
alO=al; 
all=a2; 
a12=a3+1; % it can be chosen to be between 1: m-b-1 
r 1=floor(f(a l, a2, a3 )/ 10000); 
r2=floor((f(al, a2, a3)-10000*r1)/100); 
r3=f(a l , a2, a3)-10000*rl -100*r2; 
r4=floor(f(a4, a5, a6)/10000); 
r5=floor((f(a4, a5, a6)-10000*r4)/100); 
r6=f(a4, a5, a6)-10000*r4-100*r5; 
r7=floor(f(a7, a8, a9)/ 10000); 
r8=floor((f(a7, a8, a9)-10000*r7 )/ 100); 
r9=f(a7, a8, a9)-10000*r7-100*r8; 
r 10=floor(f(a l 0, a l 1, a 12)/ 10000); 
r1 l=floor((f(alO, al 1, a12)-10000*r10)/100); 
r12=f(alO, al 1, a12)-10000*r10-100*rl 1; 
sO=[rl r2 r3]; 
sl=[r4 r5 r6]; 
s2=[r7 r8 r9]; 
s7=[rlO rl l rl2]; 
if t>=x(7) & t< x(8) 
sout=sl; 
else if t>=x(8) & t< x(9) 
sout=s2; 
else if t>=x(9) & t< x(10) 
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sout=s7; 
else if t>= x(10) & t< x(11) 
sout=s7; 
else if t>= x(11) & t< x(12) 
sout=s2; 
else if t>=x(12)&t<x(13) 
sout=s l; 
else 
sout=sO; 
end; 
end; 
end; 
end; 
end; 
end; 
%e 1(i)=(1/3)*[2*s(i, l)-s(i, 2)-s(i, 3)]; 
% e2(i)=(1/3)*[2*s(i, 2)-s(i, l)-s(i, 3)]; 
x(14) = sout(1); 
x(15) =sout(2); 
x(16) =sout(3); 
%e 12=e 11-e22; 
%e55=el 1-0.5*e22(i)-0.5*e33(i); 
%e66=0.5*(3^0.5)*[e22(i)-e33(i)]; 
sys=x; 
sys= [x(14) x(15) x(16)]; 
%sys= [(1/3)*(2*x(14)-x(15)-x(16)) (1/3)*(2*x(15)-x(14)-x(16)) (1/3)*(2*x(16)-x(14)-x(15))]; 
function sys=mdlGetTimeOfNextVarHit(t, x, u, mf, tss) 
tss=0.02/(2*mf); 
x(l)=floor(t/(2*tss)); 
if u(2) >=2*pi 
u(2)=u(2)-2*pi; 
else 
u(2)=u(2); 
end; 
s=floor(u(2)/(pi/3))+1; %theta to determine the sector 
u(2)=u(2)-(s-1)*(pi/3); 
% check for over modulation 
if u(1)>(((u(3)*(u(4)-1)*cos(pi/6))/(sin(u(2)+pi/3)))-1) 
vi=((u(3)*(u(4)-1)*cos(pi/6))/(sin(u(2)+pi/3))-1); 
else 
vi=u(1); 
end; 
a=floor(vi*cos(u(2)+(pi/6))/(u(3)*cos(pi/6)))+1; % to determine A 
b=floor(vi*cos((pi/6)-u(2))/(u(3)*cos(pi/6)))+1; % to determine B 
h=floor(vi*sin(u(2))/(u(3)*cos(pi/6)))+1; % to determine H 
delta=u(3)^2*cos(pi/6)*(2*a-2*b+2*h-1); 
a 11=u(3) *cos(pi/6) *(b-h-a); 
al 2=0.5 *u(3) *(-3 *a+3 *b-3 *h+2); 
a13=u(3)^2*cos(pi/6)*(a*h+hA2-h+b*a-bA2); 
a21=u(3)*cos(pi/6); 
a22=-u(3)/2; 
a23=-u(3 )A2*cos(pi/6)*(b-h); 
a31=(a-b+h-1) *u(3) *cos(pi/6); 
a32=(3*a-3*b+3*h-1)*0.5*u(3); 
a33=u(3)^2*cos(pi/6)*(bA2-a*b-b+2*a-a*h+2*h-1-h^2); 
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x(3)=tss*(vi*cos(u(2))*al 1+vi*sin(u(2))*a12+al3)/delta; 
x(4)=tss*(vi*cos(u(2))*a21+vi*sin(u(2))*a22+a23)/delta; 
x(5)=tss*(vi*cos(u(2))*a31+vi*sin(u(2))*a32+a33)/delta; 
reg=-a+b^2-b+1+h; % to determine the region number 
if s==2 I s==4 I s==6 
are=x(4); 
x(4)=x(5); 
x(5)=are; 
else 
x(4)=x(4); 
x(5)=x(5); 
end; 
x(3)=0.5*x(3); 
if x(3)<0.0000001 
x(4)=x(4)-0.0000001+x(3); 
x(5)=x(5)-0.0000001+x(3); 
x(3)=0.0000001; 
end; 
if x(4)<0.0000001 
x(5)=x(5)-0.0000001 +x(4); 
x(4)=0.0000001; 
else if x(5)<0.0000001 
x(4)=x(4)-0.0000001 +x(5 ); 
x(5)=0.0000001; 
end; 
end; 
x(7)=x(3)+2*x(1)*tss; 
x(8)=x(4)+x(7); 
x(9)=x(5)+x(8); 
x(10)=x(3)+x(9); 
x(11)=x(3)+x(10); 
x(12)=x(1 1)+x(5); 
x(13)=x(12)+x(4); 
if t>=x(7) & t< x(8) 
nextt=t+x(4); 
else if t>=x(8)& t<x(9) 
nextt=t+x(5); 
else if t>=x(9)& t<x(10) 
nextt=t+x(3); 
else if t>=x(10) & t< x(11) 
nextt=t+x(3); 
else if t>=x(11) & t<x(12) 
nextt=t+x(5); 
else if t>=x(12) & t<x(13) 
nextt=t+x(4); 
else 
nextt=t+x(3); 
end; 
end; 
end; 
end; 
end; 
end; 
sys=nextt; 
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C code for the generalized algorithm of SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "mathf. h" 
#include "intr. h" 
#include "FPGA_CONTROL_5level. h" 
#include "AED new. h" 
unsigned short int state[6] [25] [6], stateO, state 1, state2, state7; 
unsigned short int y, s, ss00, timeO, time l, time2, time00, time1 l, time22; 
unsigned int total- l, total_2, total_3; 
unsigned short int sa_O, sb_O, sc_O, sO, sa_1, sb_1, sc_1, sl, sa_2, sb_2, sc_2, s2, sa_7, sb_7, sc_7, s7; 
unsigned int x, reg, a, b, h, total, aO, al, a2, a3, a4, a5, a6, a7, a8, a9, alO, al 1, a12; 
unsigned int even_b, odd_b, even_reg, odd_reg, odd_s_reg, odd_s_b, odd_s, even_s; 
unsigned int w00, wO, wl, w2, w3, w4, w5, w6, w7, w8, w9, wlO, wl l, choose_redundant=l, k, j, n, i; 
float ma, m, tl, t2, tO, theta=0, thetal, samp=0.00016384; 
float E= 100, input_voltage, v_input_new, ma_3level, xx, max_input_voltage; 
float rrrl, rrr2, rrr3, rrr4, rrr6, rrr7, rrr8; 
int rr l , rr2, rr3, rr4, rr6, rr7, rr8, count_loop=0, count_intr=0; 
interrupt void ahmedO; 
void main() 
{ 
/********************************************************************/ 
/* Initialize 
/********************************************************************/ 
board_init(); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
SET_B IT(OX01780000,5 ); 
delay_msec(1); 
RES ET_B IT(OX017 80000,5 ); 
printf("enter the ref voltage\n\n"); 
scanf("Olof', &input_voltage); 
m=5; 
/*generation of the states*/ 
for(k= 1; k<=m; ++k) 
{ state[1][1][k]=(k-1)*111; } 
for(n=1; n<=(m-1); ++n) 
for(j=1; j <=(m-n); ++j ) 
/* hexagon number*/ 
/* order of redundant state*/ 
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for(i=1; i<=n; ++i) 
{state[n+l][i][j]=100*n+10*(i-1)+(j-1)*111; } 
for(i=n+ l ; i<=2*n; ++i) 
{ state[n+l][i][j]=100*(2*n+l-i)+10*n+0-1)*111; } 
for(i=2*n+ l ; i<=3 *n; ++i) 
{state[n+l][i][j]=10*n+(i-2*n-l)+(j-1)*111; } 
for(i=3 * n+ l; i <=4 * n; ++i ) 
{ state[n+l ] [i] [j]=10*(4*n+l-i)+n+o-1)* 111; ) 
for(i=4*n+ I ; i<=5 *n; ++i) 
{ state[n+ 1] [i] U ]=100*(i-4*n-1)+n+(j-1)* 111; } 
for(i=5*n+l ; i<=6*n; ++i) 
{state[n+l][i][j]=100*n+(6*n+l-i)+O-1)*111; } 
WRITE 1 
-DAUGHTER=0X01 
C29030; 
W RITE2_DAUGHTER=0X00000000; 
W RITE3_DAUGHTER=OX00000000; /* 1 C29030; */ 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_BIT(OX01780000,6); 
intr_hook(ahmed, CPU_INT7); 
------------------------------------------------------------------------*1 
------------------------------------------------------------------------*1 
while (1) 
/* chech if the angle > 2*pi to reduce it by an offest of 2*pi 
if (theta>6.28318) 
{ theta-=6.28318; } 
/* check in wchich sector lies the vector */ 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
P scale theta according to the scetor where the vector lies*/ 
theta 1=theta-(1.0472)*ss00; 
/*___________________*/ 
/* check over modulation*/ 
max_input_voltage=(346.4/sinf(theta 1+1.0472))-1; 
if (input_voltage>max_input_voltage) 
{ v_input_new=max_input_voltage; } 
else 
{ v_input_new=input_voltage; } 
/* modulation index*/ 
/*ma=vm/(E*(m-1)*O. 866); */ 
ma=v_input_new/(346.4); 
ma_31evel=4*ma; 
a=(int)(ma_3level *cosf(theta 1+0.5236))+ 1; 
b=(int)(ma_3level* cosf(0.5236-theta 1))+ 1; 
h=(int)(ma_3level*sinf(theta 1))+1; 
x=a-b+h; 
xx=(97656.25*x-48828.125)/4; 
rr1=2*(x-a); 
rrrl=rrl; 
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rr2=2*(-x*(h+b-2)+b- 1); 
rn"2=rr2; 
t 1=(6.928*ma*cosf(theta 1)-4*ma*sinf(theta 1)+rrrl)/(xx); 
rr3=x-1; 
rrr3=rr3; 
n4=3*x-1; 
rrr4=rr4; 
t2=(6.928 *ma*rrr3 *cosf(theta 1)+4*ma*rrr4*sinf(theta 1)+rrr2)/(xx); 
tO=0.5 *(samp-t 1-t2); 
timeO=(int)(1562500*tO); /*(int)(256*tO/samp); 
time 1=(int)(1562500*t 1); /*(int)(256*t l /samp); 
time2=(int)(1562500*t2); /*(int)(256*t2/samp); */ 
if (s==2jjs==4jjs==6) 
{ 
y=time 1; 
time l =time2; 
time2=y; 
} 
if (timeO<5) 
{ time 1=time 1-5+timeO; 
time2=time2-5+timeO; 
timeO=5; 
if (timet<5) 
{ time2=time2-5+time 1; 
time 1=5; 
if (time2<5) 
{ time 1 =time 1-5+time2; 
time2=5; 
} 
timeOO=timeO; 
time 11=timeO+time 1; 
time22=timeO+time l+time2; 
reg=-a+b *b-b+ l +h; 
/*_______________________ 
/* the sequence of the states*/ 
a 1=b; 
wO=(reg-b*(b-2)); 
w00=(s-1)*(b-1); 
w1=(int)(wO/2)+w00; 
if (b! =1) 
{ a2=wl -6*(b-1) * (int)((w l -1)/(6*(b-1))); ) 
else 
(a2=wl; ) 
/* */ 
odd_ b=b%2; 
even _b=1-odd_b; 
odd_ reg=reg%2; 
even _reg= 
1-odd_reg; 
odd_ s=s%2; 
even _s=1-odd_s; 
*1 
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odd_s_reg=(s *reg) %2; 
odd_s_b=(s*b)%2; 
a3=choose-redundant; 
w2=even_b *odd_s_reg; 
w3=even_reg*odd_s_b; 
a4=b+1-w2-w3; 
w4=odd_reg*odd_b; 
w5=even_reg*even_b; 
w6=(int)((1+w0)/2); 
w7=w6+b*(s-1)+even_s*(w4+w5)-(s-1)*(w2+w3); 
a5=w7-6*b*(int)((w7-1)/(6*b)); 
a6=a3; 
w8=even_b*odd_reg; 
w9=even_reg*odd_b; 
a7=b+ 1-evens * (w 8+w 9 ); 
w10=(s-2)*even_s*(w4+w5); 
if (b==1) 
{w11=0; } 
else 
{ w11=6*(b-1)*(int)(reg/(b*b-1))*(int)(s/6)*(w8+w9); } 
a8=1+(int)(wO/2)+w00+(s-1)*odd_s+w 10-w 11; 
a9=choose_redundant+even_s*(w8+w9); 
a10=b; 
al 1=a2; 
a 12=choose_redundant+ 1; 
/* */ 
stateO=state[a 1] [a2] [a3]; 
state 1=state[a4] [a5] [a6]; 
state2=state[a7] [a8] [a9]; 
state7=state[alO] [al 1][a12]; 
sa_O=stateO/100; 
sO=state0% 100; 
sb_0=sO/10; 
sc_0=sO% 10; 
sa 1=statel/100; 
sl =state l% 100; 
sb_1=sl/10; 
sc_l=s1%10; 
sa_2=state2/ 100; 
s2=state2% 100; 
sb_2=s2/ 10; 
sc_2=s2% 10; 
sa_7=state7/100; 
s7=state7%100; 
sb_7=s7/10; 
sc_7=s7%10; 
LOAD_FIELD(&total_ 1, time00,0,8); 
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LO AD_FIELD (&to tal_ 1, ti me 11,8,8); 
LOAD-FIELD(&total_l, time22,16,8); 
LOAD_FIELD(&total_2, sc_O/*phase_c_tO*/, 0,3); 
LOAD_FIELD(&total_2, sb_0/*phase_b_t0*/, 3,3); 
LOAD_FIELD(&total_2, sa_0/*phase_a_t0*/, 6,3); 
LOAD_FIELD(&total_ 2, sc_ l /*phase_ c_t0*/, 9,3 ); 
LOAD_FIELD(&total_ 2, sb_ 1/*phase _b_tO*/, 
12,3); 
LOAD_FIELD(&total_ 2, sa_ 1/*phase_ a_tO*/, 15,3); 
LOAD_ FIELD(&total_ 3, sc_ 2/*phase_ c_tO*/, 0,3); 
LOAD 
_FIELD(&total_ 
3, sb _2/*phase_ 
b_tO*/, 3,3); 
LOAD 
_FIELD(&total_ 
3, sa_ 2/*phase_ a_tO*/, 6,3); 
LOAD_FIELD(&total_3, sc_7/*phase_c_tO*/, 9,3 ); 
LOAD_FIELD(&total_3, sb_7/*phase_b_tO*/, 12,3); 
LOAD_FIELD(&total_3, sa_7/*phase_a_tO*/, 15,3); 
while (count_intr! =count_loop) 
++count_loop; 
interrupt void ahmed(void) 
WRITE 1 
_DAUGHTER=total_1; WRITE2_DAUGHTER=total_2; 
WRITE3_DAUGHTER=total_3; 
theta+=0.102943708086272; /*2*pi*samp*50; 
++count_intr; 
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C. 1 PS-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "emif. h" 
#include "AED new. h" 
#include "dma. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA CONTROL. h" 
unsigned short int y, s, ss00, timeO, timel, time2, time00, time1 l, time22; 
float m, t1, t2, tO, theta=0, theta 1, samp=0.00016384/*samp=0.00004096*/; 
float t00, t11, t22; 
unsigned int total; 
int count_intr=0, count_loop=0; 
interrupt void ahmed(); 
void main() 
/********************************************************************/ 
/* Initialize */ 
/********************************************************************/ 
board_init(); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
SET_B IT(OXO 1780000,5); 
delay_msec(1); 
RES ET_B IT(OX017 80000,5 ); 
printf("enter the modulation index please\n\n"); 
scanf("%f', &m); 
WRITE I_DAUGHTER=0X01 C29030; 
SET_B IT(OXO 1780000,6); 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
intr_hook(ahmed, CPU_INT7); 
while(1) 
{ 
if (theta>6.28318) 
{ theta-=6.28318; } 
/* check in wchich sector lies the vector 
ss00=(int)(0.955 *theta); 
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s=ss00+ 1; 
/* scale theta according to the scetor where the vector lies*/ 
theta 1=theta-(1.0472)*ss00; 
/*calculation of the time distribution between the states*/ 
tl=m*samp*sinf(1.0472-thetal ); 
t2=m*samp*sinf(thetal); 
tO=0.5 *(samp-t 1-t2); 
/* check over modulation 
if (tO<O) 
{ 
t00=0; 
ti 1=samp*t l /(t l +t2); 
t22=samp*t2/(t l +t2); 
} 
else 
{ 
t00=to; 
t11=t1; 
t22=t2; 
/* convert t00, tl l, t22 to the number of counts required in fpga*/ 
timeO=(int)(1562500*t00); 
time 1=(int)(1562500*tl 1); 
time2=(int)(1562500*t22); 
if (s==2jjs==4jjs==6) 
{ 
y=time 1; 
time 1=time2; 
time2=y; 
} 
if (timeO<4) 
{ timeO=4; 
time l =time l -4; 
time2=time2-4; 
} 
if (timel<4) 
{time 1=4; 
time2=time2-4; 
timeO=timeO; 
} 
if (time2<4) 
{ 
time2=4; 
time 1=time 1-4; 
timeO=timeO; 
} 
timeOO=timeO; 
time 11=time0+time 1; 
time22=time0+time l+time2; 
LOAD_FIELD(&total, time00,0,8); 
LOAD_FIELD(&total, time 11,8,8); 
LOAD_FIELD(&total, time22,16,8); 
LO AD_FI ELD (& to tal, s, 24,3) ; 
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++count_loop; 
interrupt void ahmed(void) 
WRITE 1 
_DAUGHTER=total; theta+=0.102943708086272; /*2*pi*samp*50; 
++count_intr; 
C. 2 MPS-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA CONTROL. h" 
unsigned short int difference, s, ss00, timeO_a, time 1_a, time2_a, time00_a, time11_a, time22_a; 
unsigned short int time00_aa, time11_aa, time22_aa, time00_aaa, time 11_aaa, time22_aaa; 
unsigned short int time00_aaaa, time 11_aaaa, time22_aaaa, timeO_3rd, timeO_4th; 
unsigned short int time22_a, time33_a, time44_a, time55_a; 
unsigned short int time22_as, time33_aa, time44_aa, time55_aa; 
unsigned short int time22_aaa, time33_aaa, time44_aaa, time55_aaa; 
unsigned short int time22_aaaa, time33_aaaa, time44_aaaa, time55_aaaa; 
unsigned short int aO=0, al=1, a2=2, a3=3; 
unsigned short int bO, b l , 
b2, b3, b4, b5, b6; 
unsigned short int cO, cl, c2, c3, c4, c5, c6; 
float y, ma, tl, t2, tO, theta=0, theta 1, samp=0.00016384/*samp=0.00004096*/; 
float input_voltage, max_input_voltage, v_input_new, t_start_3rd, t_start_4th; 
unsigned int total_ l , total_2, total_3, total_4; 
unsigned int total_5, total_6, total_7, total_8; 
int count_intr=0, count_loop=0; 
interrupt void ahmed(); 
void main() 
{ 
/********************* ***********************************************/ 
/* Initialize *1 
board_init(); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
SET_B IT(OXO 1780000,5); 
delay_msec(1); 
RES ET_B IT (0X017 80000,5 ); 
printf("enter the voltage the cell voltage is 100 V \n\n"); 
scanf(" %f', &input_voltage); 
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WRITE I- DAUGHTER=0X01 C29030; 
WRITE2_ DAUGHTER=0X01 C29030; 
WRITE3_ DAUGHTER=0X01 C29030; 
WRITE4_ DAUGHTER=0X01 C29030; 
WRITE5 
_DAUGHTER=0X01 
C29030; 
WRITE6 
_DAUGHTER=0X01 
C29030; 
WRITE7 
_DAUGHTER=0X01 
C29030; 
WRITE8 
_DAUGHTER=0X01 
C29030; 
SET_BIT(OXO 1780000,6); 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENAB LE(CPU_INT_NMI); 
INTR_ENAB LE(CPU_INT7 ); 
intr_hook(ahmed, CPU_INT7); 
while(1) 
if (theta>6.28318) 
theta-=6.28318; 
ss00=(int)(0.955 *theta); 
s=ss00+1; 
theta 1=theta-(1.0472)*ss00; 
max_input_voltage=(346.4/sinf(theta 1+1.0472))- 1; 
if (input_voltage>max_input_voltage) 
{ v_input_new=max_input_voltage; } 
else 
{ v_input_new=input_voltage; } 
/* modulation index*/ 
/*ma=vml(E*(m- l)*0.866); */ 
ma=v_input_new/(346.4); 
/*calculation of the time distribution between the states*/ 
t1=ma*samp*sinf(1.0472-theta 1); 
t2=ma*samp*sinf(thetal); 
t0=0.5*(samp-tl-t2); 
if (s==2j1s==4j1s==6) 
y=t 1; 
t1 =t2; 
t2=y; 
/* convert t00, tl l, t22 to the number of counts required in fpga*/ 
timel_a=(int)(781250*tl); /* timet=(int)(128*tl l/samp); */ 
time2_a=(int)(781250*t2); /* time2=(int)(128*t22/samp); */ 
difference=128-time 1 
_a-time2_a; 
timeO_a=(int)(difference/2); 
/* third group */ 
if (t0+t2<0.5*samp) 
t_start_3rd=0.5 *samp-t0; 
timeO_3rd=(int)(781250*t_start_3rd); /* time2=(int)(128 *t22/samp); */ 
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ti me00 _aaa=ti meO_ 
3 rd; 
time 11 
_aaa=time0_ 
3rd+2*time0_a; 
time22 
_aaa=time 
11 
_aaa+time 
1_a; 
time 33 
_aaa=ti me22 _aaa+ti me 
2_a; 
ti me44 _aaa=ti me3 
3 
_aaa+2 
* ti me0_a; 
time55 
_aaa=time44 _aaa+time2_a; 
bO= 1; 
b 1=0; 
b2=1; 
b3=2; 
b4=3; 
b5=2; 
b6=1; 
} 
else 
{ 
t_start_3rd=0.5 *samp-t0-t 1; 
timeO_3rd=(int)(781250*t_start_3rd); /* time2=(int)(128 *t22/samp); */ 
ti me00_ aaa=ti me0_ 3 rd; 
time 11 
_ aaa=timeO_ 
3rd+time 1 
_a; time22_ aaa=time 11 _aaa+2 
*timeO_a; 
time33_ aaa=time22 _aaa+time 
1 
_a; time44_ aaa=time33 _aaa+time2_a; time 55_ aaa=ti me44 _a a a+2 
* ti meO_a; 
bO=2; 
bl=1; 
b2=0; 
b3=1; 
b4=2; 
b5=3; 
b6=2; 
} 
fourth group 
if (t0+t2<0.5*samp) 
{ 
t_start_4th=0.5 *samp-t0-t2; 
timeO_4th=(int)(781250*t_start_4th); /* time2=(int)(128 *t22/samp); */ 
time00_aaaa=timeO_4th; 
time 11_aaaa=timeO_4th+time2_a; 
ti me22_aaaa=time 11 _aaaa+2 
*time0_a; 
time33_aaaa=time22_aaaa+time2_a; 
time44_aaaa=time33_aaaa+time 1 _a; 
time55_aaaa=time44_aaaa+2 *time0_a; 
CO= 1; 
cl=2; 
c2=3; 
c3=2; 
c4= 1; 
c5=0; 
c6=1; 
else 
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t_start_4th=0.5 *samp-t0; 
time0_4th=(int)(781250*t_start_4th); /* time2=(int)(128*t22/samp); */ 
ti me00_ aaaa=ti meO_ 4th; 
time 11 
_ aaaa=timeO_ 
4th+2 *time0_ a; 
time22_ aaaa=time 11 
_aaaa+time2_ a; time33_ aaaa=time22 
_aaaa+time 
1_ a; 
time44 
_aaaa=time33 _aaaa+timeO_ a; time55 
_aaaa=time44 _aaaa+time 
1 
_a; 
cO=2; 
cl=3; 
c2=2; 
c3=1; 
c4=0; 
c5=1; 
c6=2; 
first group 
time00_a=timeO_a; 
time 11 
_a=timeO_a+time 
1 
_a; time22_a=time 11 
_a+time2_a; time33_a=time22_a+2 *time0_a; 
time44_a=time33_a+time2_a; 
time55_a=time44_a+time 1 
_a; 
/*________ 
second group 
/*________ 
time00_aa=timeO_a; 
time 11 
_aa=timeO_a+time2_a; time22_aa=time 11 
_aa+time 
1_a; 
time33_aa=time22_aa+2 *time0_a; 
time44_aa=time33_aa+time 1 _a; 
time55_aa=time44_aa+time2_a; 
LOAD_ FIELD(&total_ 1, time00_a, 0,8); 
LO AD_ FIELD (&total_ 1, ti me 11 -a, 
8,8); 
LOAD_ FIELD(&total_ l, time22_a, 16,8); 
LOAD_ FIELD(&total_ l , time33_a, 
24,8); 
LO AD_ FI ELD (&to tal_ 2, ti me44_a, 0,8) ; 
LOAD_ FIELD(&total_ 2, time55_a, 8,8); 
LOAD_ FIELD(&total_ 2, s, 16,3); 
LOAD_ FIELD(&total_ 2, aO, 19,2); 
LOAD_ FIELD(&total_ 2, a l, 21,2); 
LOAD_ FIELD(&total_ 2, a2,23,2); 
LOAD_ FIELD(&total_ 2, a3,25,2); 
LOAD_ FIELD(&total_ 2, a2,27,2); 
LOAD 
_FIELD(&total_ 
2, a l , 29,2); 
LOAD 
_FIELD(&total_ 
4, aO, 30,2); 
LOAD 
_FIELD(&total_ 
3, time00_aa, 0,8); 
LOAD 
_FIELD(&total _3, 
time 11 _aa, 
8,8); 
LOAD 
_FIELD(&total _3, 
time22_aa, 16,8); 
LOAD 
_FIELD(&total _3, 
time33_aa, 24,8); 
LOAD 
_FIELD( 
&total 
_4, 
time44_aa, 0,8 ); 
LOAD 
_FIELD(&total _4, 
time55_aa, 8,8); 
LOAD 
_FIELD(&total _4, 
a3,16,2); 
LOAD 
_FIELD(&total _4, a2,18,2); 
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LOAD_ FIELD(&total_ 4, a 1,20,2); 
LO AD_ FIELD (&total_ 4, a0,22,2) ; 
LOAD_ FIELD(&total_ 4, a 1,24,2); 
LOAD_ FIELD(&total_ 4, a2,26,2); 
LOAD_ FIELD(&total_ 4, a3,28,2); 
LO AD_ FIELD (&total_ 5, ti me00_aaa, 0,8) ; 
LOAD_ FIELD(&total_ 5, time 11 
_aaa, 
8,8); 
LOAD_ FIELD(&total_ 5, time22_aaa, 16,8); 
LOAD_ FIELD(&total_ 5, time33_aaa, 24,8); 
LOAD_ FIELD(&total_ 6, ti me44_aaa, 0,8 ); 
LOAD_ FIELD(&total_ 6, time55_aaa, 8,8); 
LOAD_ FIELD(&total_ 6, bO, 16,2); 
LOAD_ FIELD(&total 
_6, 
b 1,18,2); 
LOAD_ FIELD(&total 
_6, 
b2,20,2); 
LOAD_ FIELD(&total 
_6, 
b3,22,2); 
LOAD_ FIELD( &total 
_6, 
b4,24,2); 
LOAD_ FIELD(&total 
_6, 
b5,26,2); 
LOAD 
_FIELD(&total _6, 
b6,28,2); 
LO AD 
_FIELD 
(&total 
_7, 
ti me00_aaaa, 0,8) ; 
LO AD 
_FI 
ELD (&tota l 
_7 , 
time 11 
_aaaa, 
8,8) ; 
LOAD 
_FIELD(&total _7, 
time22_aaaa, 16,8); 
LOAD 
_FIELD(&total _7, 
time33_aaaa, 24,8); 
LO AD 
_FIELD 
(&total 
_ 
8, ti me44_aaaa, 0,8) ; 
LOAD 
_FIELD(&total _8, 
time55_aaaa, 8,8); 
LOAD 
_FIELD(&total _8, cO, 
16,2); 
LOAD 
_FIELD(&total _8, c 
1,18,2); 
LOAD 
_FIELD(&total _8, c2,20,2); LOAD 
_FIELD(&total _8, c3,22,2); LOAD 
_FIELD(&total _8, c4,24,2); LOAD 
_FIELD(&total _8, 
c5,26,2); 
LOAD 
_FIELD(&total _8, c6,28,2); 
++count_loop; 
while (count_intr<count_loop) 
interrupt void ahmed(void) 
WRITE 1- DAUGHTER=total- 1; 
WRITE2_ DAUGHTER=total_ 2; 
WRITE3_ DAUGHTER=total_ 3; 
WRITE4_ DAUGHTER=total_ 4; 
W RITE5_ DAUGHTER=total_ 5; 
W RITE6_ DAUGHTER=total_ 6; 
WRITE7_ DAUGHTER=total_ 7; 
W RITE8_ DAUGHTER=total_ 8; 
theta+=0. 102943708086272; /*2*pi*samp*50; */ 
++count_intr; 
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C. 3 H-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA_3level. h" 
#include "mathf. h" 
unsigned short int y, s, ss00, time00, timell, time22, time0, timel, time2; 
unsigned int sa_0, total- 1, total_2, ADC[8]; 
int trial, count_loop=0, count_intr=0; 
float ma, t 1, t2, tO, theta=0, theta 1, samp=0.00016384; 
float ma_3level, max_input_voItage; 
float input_voltage, v_input_new; 
float ma_samp; 
unsigned int reg, a, b, h; 
interrupt void ahmed(); 
void main() 
{ 
/********************************************************************/ 
/* Initialize 
/********************************************************************/ 
board_init(); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
SET_B IT(OX01780000,5 ); 
delay_msec(1); 
RESET 
_B 
IT (OX017 80000,5 ); 
printf("enter voltage reference value \n\n"); 
scanf("%f', &input_voltage); 
WRITE 1-DAUGHTER=0X01 C29030; 
WRITE2_DAUGHTER=OX00000000; /* 1C29030; */ 
intr_map(CPU_INT7, ISN_EXT_INT7 ); 
INTR_ENAB LE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_BIT(OX01780000,6); 
intr_hook(ahmed, CPU_INT7); 
----------------------------------------------------------------------- 
while (1) 
if (theta>6.28318) 
{ theta-=6.28318; } 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
theta 1=theta-(1.0472)*ss00; 
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P check over modulation*/ 
max_input_voltage=(173.2/sinf(theta 1+ 1.0472))-1; 
if (input-voltage>max_input_voltage) 
{ v_input_new=max_input_voltage; } 
else 
{ v_input_new=input_voltage; } 
/* modulation index*/ 
/*ma=vm/(E*(m-1)*O. 866); */ 
ma=v_input_new/(173.2); 
ma_31evel=2*ma; 
a=(int)(ma_3level *cosf(theta1+0.5236))+1; 
b=(int)(ma_3level *cosf(0.5236-theta 1))+ 1; 
h=(int)(ma_3level *sinf(theta 1))+ 1; 
reg=-a+b*b-b+l+h; 
ma_samp=ma_31evel *samp; 
if (reg==1) 
{tl =ma_samp*sinf(1.0472-theta l ); 
t2=ma_samp*sinf(theta1); } 
else if (reg==2) 
{t 1=ma_samp*sinf(1.0472-theta 1)-samp; 
t2=ma_samp*sinf(thetal ); } 
else if (reg==3) 
{ tl=samp-ma_samp*sinf(1.0472-thetal ); 
t2=ma_samp*sinf(theta1+1.0472)-samp; } 
else 
{t 1=ma_samp*sinf(1.0472-theta 1); 
t2=ma_samp*sinf(theta 1)-samp; } 
tO=0.5 *(samp-t 1-t2); 
time0=(int)(1562500*tO); 
time l =(int)(1562500*t 1); 
time2=(int)(1562500*t2); 
if (s==2jjs==4jjs==6) 
y=timel; 
time 1=time2; 
time2=y; 
timeOO=timeO; 
time 11=timeO+time l; 
time22=timeO+time l+time2; 
if (s==1) 
if (reg==1) 
{ sa_0=5587968; } 
else if (reg==2) 
{ sa_0=9848848; } 
else if (reg==3) 
{ sa_0=9848080; } 
else 
{sa_0=10914068; } 
} 
else if (s==2) 
if (reg==1) 
/*(int)(256*tO/samp); */ 
/*(int)(256*t1/samp); */ 
/*(int)(256*t2/samp); */ 
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{ sa_0=5587200; } 
else if (reg==2) 
{sa_0=10913300; } 
else if (reg==3) 
{sa_0=10851860; } 
else 
{ sa_0=6652420; } 
else if (s==3) 
{ 
if (reg==1) 
{ sa_0=5525760; } 
else if (reg==2) 
{ sa_0=6590980; } 
else if (reg==3) 
{ sa_0=6590788; } 
else 
{ sa_0=6857285; } 
/*== 
else if (s==4) 
if (reg==1) 
{ sa_0=5525568; } 
else if (reg==2) 
{ sa_0=6857093; } 
else if (reg==3) 
{sa_0=6906245; } 
else 
{sa_0=5841025; } 
} 
/*---------------------------------- -------------------------------- 
else if (s==5) 
if (reg==1) 
{ sa_0=5574720; } 
else if (reg==2) 
{ sa_0=5841025; } 
else if (reg==3) 
{ sa_0=5841985; } 
else 
{sa_0=10101905; } 
} 
*1 
*1 
else 
{ 
if (reg==1) 
{ sa_0=5575680; } 
else if (reg==2) 
{sa0=10102865; } 
else if (reg==3) 
{sa_O=10115153; } 
else 
{ sa_0=9836560; } 
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LOAD_FIELD(&total_ 1, time00,0,8); 
LOAD_FIELD(&total_ 1, ti me 11,8,8); 
LOAD_FIELD(&total_ 1, time22,16,8); 
LOAD_FIELD(&total_2, sa_0,0,24); 
++count_loop; 
interrupt void ahmed(void) 
WRITE 1-DAUGHTER=total-1; 
WRITE2_DAUGHTER=total_2; 
theta+=0.102943621 1 2; /*2*pi*samp*50; 
++count_intr; 
C. 4 MH-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA 3level. h" 
#include "mathf. h" 
unsigned short int y, s, ss00, time00, time1l, time22, time000, time11 l, time222, timeO, timel, time2; 
unsigned int sa_0, total- l, total_2, total_3, ADC[8]; 
int trial, count_1oop=0, count_intr=0; 
float ma, tl, t2, tO, theta=0, theta l, samp=0.00016384; 
float ma_3level, max_input_voltage; 
float input_voltage, v_input_new; 
float ma_samp; 
unsigned int reg, a, b, h; 
interrupt void ahmed(); 
void main() 
{ 
/********************************************************************ý 
/* Initialize *1 
/********************************************************************/ 
board_initü; 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
SET_B IT(OXO 1780000,5); 
delay_msec(1); 
RESET_BIT(OX01780000,5); 
printf("enter voltage reference value \n\n"); 
scanf("%f', &input_voltage); 
WRITE IDAUGHTER=OXO I C29030; 
WRITE2_DAUGHTER=OX00000000; /* IC29030; */ 
intr_map(CPU_INT7, ISN_EXT_INT7); 
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INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_B IT(OX01780000,6); 
intr_hook(ahmed, CPU_INT7); 
-------------------------- 
/*------------------------- --------------------- 
====*/ 
while (1) 
if (theta>6.28318) 
(theta-=6.28318; ) 
/*__*/ 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
theta 1=theta-(1.0472)*ss00; 
/*---------------------------------===-=--===================== ------------------------- 
/* check over modulation*/ 
max_input_voltage=(173.2/sinf(theta 1+ 1.0472))- 1; 
if (input_voltage>max_input_voltage) 
{ v_input_new=max_input_voltage; } 
else 
{ v_input_new=input_voltage; } 
/* modulation index*/ 
/*ma=vm/(E*(m-1)*O. 866); */ 
ma=v_input_new/(173.2); 
ma_31evel=2*ma; 
a=(int)(ma_3level *cosf(theta 1 +0.5236))+ 1; 
b=(int)(ma_3level *cosf(0.5236-theta 1))+ 1; 
h=(int) (ma_3 level* sinf(theta 1))+ 1; 
reg=-a+b *b-b+ l +h; 
ma_samp=ma_31evel * samp; 
if (reg==1) 
{t 1=ma_samp*sinf(1.0472-theta 1); 
t2=ma_samp*sinf(thetal ); } 
else if (reg==2) 
{ t1=ma_samp*sinf(1.0472-theta1)-samp; 
t2=ma_samp*sinf(thetal); } 
else if (reg==3) 
{t 1=samp-ma_samp*sinf(1.0472-theta 1); 
t2=ma_samp*sinf(thetal+1.0472)-samp; } 
else 
{t 1=ma_samp*sinf(1.0472-theta 1); 
t2=ma_samp*sinf(theta 1)-samp; } 
t0=0.5 *(samp-t 1-t2); 
time0=(int)(1562500*tO); /*(int)(256*tO/samp); */ 
time t=(int)(1562500*tl); /*(int)(256*t1/samp); */ 
time2=(int)(1562500*t2); /*(int)(256*t2/samp); */ 
if (s==2jjs==4jjs==6) 
y=time 1; 
*1 
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time 1=time2; 
time2=y; 
} 
timeOO=timeO; 
time 11=timeO+time 1; 
time22=timeO+time l+tirne2; 
time000=timeO; 
time 111=ti me O+ti me 2; 
time222=timeO+time l+time2; 
if (s==1) 
{ 
if (reg==1) 
{ sa_0=5587968; } 
else if (reg==2) 
{ sa_0=9848848; } 
else if (reg==3) 
{ sa_0=9848080; } 
else 
{sa_0=10914068; } 
} 
else if (s==2) 
{ 
if (reg==1) 
{ sa0=5587200; } 
else if (reg==2) 
{sa_0=10913300; } 
else if (reg==3) 
{sa_0=10851860; } 
else 
{ sa_0=6652420; } 
} 
else if (s==3) 
{ 
if (reg==1) 
{ sa0=5525760; } 
else if (reg==2) 
{ sa_0=6590980; } 
else if (reg==3) 
{ sa_0=6590788; } 
else 
{sa_0=6857285; } 
} 
else if (s==4) 
{ 
if (reg==1) 
{ sa0=5525568; } 
else if (reg==2) 
{ sa_0=6857093; } 
else if (reg==3) 
{ sa_0=6906245; } 
else 
{ sa_0=5841025; } 
} 
else if (s==5) 
{ 
if (reg==1) 
{ sa_0=5574720; } 
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} 
else 
else if (reg==2) 
{ sa_0=5841025; } 
else if (reg==3) 
{ sa_0=5841985; } 
else 
{sa_O=10101905; } 
========= *1 
if (reg==1) 
{ sa_0=5575680; } 
else if (reg==2) 
{sa_O=10102865; } 
else if (reg==3) 
{sa_O=10115153; } 
else 
{ sa_0=9836560; } 
LOAD_ FIELD(&total 
_ 
1, time00,0,8); 
LOAD_ FIELD(&total 
_ 
1, time 11,8,8); 
LOAD_ FIELD(&total 
_ 
1, time22,16,8); 
LOAD_FIELD(&total_2, sa_ 0,0,24); 
LOAD_ FIELD(&total 
_3, 
ti me000,0,8 ); 
LOAD_ FIELD(&total 
_3, 
time 111,8,8); 
LOAD_ FIELD(&total 
_3, 
time222,16,8); 
++count_loop; 
interrupt void ahmed(void) 
WRITE I 
-DAUGHTER=total- 
1; 
WRITE2_DAUGHTER=total_2; 
WRITE3_DAUGHTER=total_3; 
theta+=0.10294362112; /*2*pi*samp*50; */ 
++count_intr; 
} 
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C code for the two-level APF 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "emif. h" 
#include "AED new. h" 
#include "dma. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA CONTROL. h" 
unsigned short int y, s, ss00, timeO, time l, time2, time00, timeI l, time22; 
unsigned short int offset_ica, offset_icb, offset_iLa, offset_iLb; 
unsigned short int check-bit, offset_vc, offset_vsa, offset_vsb; 
unsigned int count_loop=0, count_intr=0; 
unsigned int ica_offset, icb_offset; 
unsigned int vc_offset, vsa_offset, vsb_offset, jj, total, ADC[8]; 
unsigned int read_vc_1, read_vsa_l, read_vsb_l, read_vsc_1; 
unsigned int read_ica_ l , read_icb_ 
1; 
unsigned short int read_vc, read_vsa, read_vsb; 
unsigned short int read_ica, read_icb; 
float kp=O. l , 
ki_samp=0.000004096, ma, t l , t2, tO, theta, theta 
1; 
float ica, icb, icc, vsa, vsb, vsc; 
float vd, vq, vab, vbc, vca, max_input_voltage; 
float p_cap=0, samp=0.00004096, value, cap_volt; 
float ica_ref, icb_ref, icc_ref; 
float va_ref, vb_ref, vc_ref, sum_ 1, delta_vcap; 
int one; 
interrupt void ahmed(); 
void main() 
board_initO; 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
total=0X01 C29030; 
ADC[0]= READ_ DAUGHTER; /*u5ap, u6ap*/ 
ADC[ 1 ]= READ 
_DAUGHTER; 
/*u7ap, u8ap*/ 
ADC[2]= READ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ 
_DAUGHTER; 
/*u7am, u8am*/ 
ADC[4]= READ 
_DAUGHTER; 
/*u5bp, u6bp*/ 
ADC[s]= READ 
_DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ 
_DAUGHTER; 
/*u7bm, u8bp*/ 
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RESET 
_BIT(DSP_CNTL_ADDR, XCNTLO); 
vc_offset=ADC[ 1 ]&Ox0000ffff; 
ica_offset=ADC [0] &Ox0000ffff; 
icb_offset=ADC[0]&Oxffff0000; 
icb_offset=icb_offset» 16; 
vsa_offset=ADC[4]&Ox0000ffff; 
vsb_offset=ADC [4] &Oxffff0000; 
vsb_offset=vsb_offset» 16; 
offset_ vc=vc_offset; 
offset_ ica=ica_offset; 
offset_ icb=icb_offset; 
offset_ vsa=vsa_offset; 
offset_ vsb=vsb_offset; 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
printf("enter l\n\n"); 
scanf("%d", &one); 
intr_map(CPU_INT7, IS N_EXT_INT7 ); 
INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_BIT(DSP_CNTL_ADDR, XCNTLI); 
intr_hook(ahmed, CPU_INT7); 
while(l ) 
while(GET_B IT(DSP_STAT_ADDR, XSTATO)==0) 
10 
ADC[O]= READ 
_DAUGHTER; 
/*u5ap, u6ap*/ 
ADC[ 1 ]= READ 
_DAUGHTER; 
/*u7ap, u8ap*/ 
ADC[2]= READ 
_DAUGHTER; 
/*u5am, u6am*/ 
ADC[3]= READ 
_DAUGHTER; 
/*u7am, u8am*/ 
ADC[4]= READ 
_DAUGHTER; 
/*u5bp, u6bp*/ 
ADC[5]= READ 
_DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ_ DAUGHTER; /*u7bm, u8bp*/ 
read_vc_ 1=ADC [1 ]&Ox0000ffff; 
read_ica_ 1=ADC[0] &Ox0000ffff; 
read_icb_ 1=ADC [0] &Oxffff0000; 
read_icb_ 1=read_icb_ 1» 16; 
read_vsa_ 1=ADC [4] &Ox0000ffff; 
read_vsb_ 1=ADC [4] &Oxffff0000; 
read_vsb_ 1=read_vsb_ 1» 16; 
read_vc=read_vc_1; 
read_ica=read_ica_ 1; 
read_icb=read_icb_ 1; 
read_vsa=read_vsa_ 1; 
read_vsb=read_vsb_ 1; 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
cap-volt=0.293 *(float)(read_vc-offset_vc); 
ica=0.002441 *(float)(read_ica-offset_ica); 
icb=0.002441 *(float)(read_icb-offset_icb); 
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icc=-ica-icb; 
vab=0.0006278*(float)(read_vsa-offset_vsa); 
vbc=0.0006278*(float)(read_vsb-offset_vsb); 
vca=-vbc-vab; 
vsa=vab-vca; 
vsb=vbc-vab; 
vsc=vca-vbc; 
if (cap_volt>550) 
(check-bit=l; ) 
else 
{ check_bit=0; } 
del ta-vcap=3 00-cap-volt; 
sum_ 1=sum_ 1 +ki_samp *delta_vcap; 
p_cap=kp*delta_vcap+sum- 1; 
if (p_cap>2000) 
{ p_cap=2000; } 
else if (p_cap<-2000) 
{ p_cap=-2000; } 
ica_ref=vsa*p_cap; 
icb_ref=vsb*p_cap; 
icc_ref=vsc*p_cap; 
va-ref=61 *(ica-ica_ref)+155.56*vsa; 
vb_ref=61 *(icb-icb_re f)+ 155.56*vsb; 
vc_ref=61 *(icc-icc_re f)+ 155.56 *vsc; 
vd=0.5 *(2 * va_ref-vb_ref-vc_ref); 
vq=0.866*(vb_ref-vc_ref); 
value=sgrt(vd*vd+vq *vq); 
theta=asin(vq/value); 
if (vd<O&vq<O) 
{ theta=3.14159-theta; ) 
if (vd<O&vq>O) 
{ theta=3.14159-theta; } 
if (vd>O&vq<O) 
{ theta=theta+2*3.14159; } 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
if (theta>6.28318/*2*pi*/) 
{ theta-=6.28318; } 
ss00=(int)(0.955 *theta); 
s=ss00+1; 
theta 1=theta-(1.0472)*ss00; 
/* check over modulation*/ 
max_input_voltage=(259.8/sinf(theta 1+1.0472))- 1; 
if (value>max_input_voltage) 
(value=max-input-voltage; ) 
ma=0.0038491 *value; 
t 1=ma*samp*sin(1.0472-theta 1); 
t2=ma*samp*sin(thetal); 
tO=0.5 *(samp-t 1-t2); 
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timeO=(int)(6250000*t0); 
time 1=(int)(6250000*t 1); 
time2=(int)(6250000*t2); 
if (s==2jjs==4jjs==6) 
y=timel; 
time 1=time2; 
time2=y; 
} 
else 
timel=timel; 
time2=time2; 
} 
if (timeO<4) 
{ timeO=4; 
ti me l =ti me l -4; 
time2=time2-4; 
} 
if (time l <4) 
{ time l =4; 
time2=time2-4; 
timeO=timeO; 
} 
if (time2<4) 
{ 
time2=4; 
time l =time l -4; 
timeO=timeO; 
} 
timeOO=timeO; 
time 11=timeO+time 1; 
time22=timeO+time 1 +time2; 
LOAD_FIELD(&toto1, ti me00,0,8 ); 
LOAD_FIELD(&total, time 11,8,8); 
LOAD_FIELD(&total, time22,16,8); 
LOAD_FIELD(&total, s, 24,3); 
LOAD_FIELD(&total, check_bit, 27,1); 
++count_loop; 
interrupt void ahmed(void) 
{ 
WRITE 1 
_DAUGHTER=total; 
++count_intr; 
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C code for the three-level APF 
E. 1 Using nromal SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA_3level. h" 
#include "mathf. h" 
unsigned short int offset_ica, offset_icb, read_ica, read_icb; 
unsigned short int offset_vsab, offset_vsbc, read_vsab, read_vsbc; 
unsigned short int offset_vcapa, offset_vcapb, offset_vcapc, read_vcapa, read_vcapb, read_vcapc; 
unsigned short int y, s, ss00, time00, timel l, time22, timeO, timel, time2; 
unsigned short int check_bit=1; 
unsigned int sa_O, total_l, total_2, ADC[8]; 
unsigned int read_ica_l, read_icb_l, ica_offset, icb_offset; 
unsigned int read_vsab_ 1, read_vsbc_ l , vsab_offset, vsbc_offset; 
unsigned int read_vcapa_l, read_vcapb_l, read_vcapc_l, vcapa_offset, vcapb_offset, vcapc_offset; 
int trial, count_loop=0, count_intr=0; 
float ma, t1, t2, tO, theta=0, theta l, samp=0.00004096; 
float ma_3level, max_input_voltage; 
float vd, vq, va_ref, vb_ref, vc_ref, value; 
float ica, icb, icc, ica_ref, icb_ref, icc_ref; 
float vsab, vsbc, vsca, vcapa, vcapb, vcapc, ida, idb, idc; 
float delta_vcapa, delta_vcapb, delta_vcapc, sine_ 1, sine_2, sine_3, sine_4, sine_5; 
float sum_a=0, sum_b=0, sum_c=0, kp=0.08, ki=8/*O. 1 */, kisamp=0.00032768/*0.000004096*/; 
float va, vb, vc, ma_samp, cosec, bb; 
unsigned int reg, a, b, h; 
float ah[1000], ahl[1000], ah2[1000], ah3[1000], ah4[1000], ah5[1000], ah6[1000]; 
unsigned int init=O; 
interrupt void ahmed(); 
void main() 
{ 
/********************************************************************/ 
/* Initialize *1 
board_init(); 
RESET_BIT(Ox 1780000, XCNTLO); 
SET_BIT(Ox 1780000, XCNTLO); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
WRITE 1-DAUGHTER=0X01 C29030; 
WRITE2DAUGHTER=0X00000000; 
ADC[O]= READ_DAUGHTER; /*u5ap, u6ap*/ 
ADC[1]= READ_DAUGHTER; /*u7ap, u8ap*/ 
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ADC[2]= READ_ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[5]= READ_ DAUGHTER; /*u7bp, u8bp*/ 
ADC[6]= READ_ DAUGHTER; /*u5bm, u6bm*/ 
ADC[7]= READ_ DAUGHTER; /*u7bm, u8bp*/ 
RESET_BIT(Ox 1780000, XCNTLO); 
ica_offset=ADC[0]&Ox0000ffff; 
i cb_offset=ADC [0] &Oxffff0000; 
icb_offset=icb_offset» 16; 
offset_ica=ica_offset; 
offset_icb=icb_offset; 
vsab_offset=ADC[ 1 ]&Ox0000ffff; 
vsbc_offset=ADC[ 1 ]&Oxffff0000; 
vsbc_offset=vsbc_offset» 16; 
offset_vsab=vsab_offset; 
offset_vsbc=vsbc_offset; 
vcapa_ offset=ADC[2]&Ox0000ffff; 
vcapb _offset=ADC 
[2]&Oxffff0000; 
vcapb _offset=vcapb_offset» 
16; 
vcapc_ offset=ADC [3 ] &Oxffff0000; 
vcapc_ offset=vcapc_offset» 16; 
offset_ vcapa=vcapa_offset; 
offset_ vcapb=vcapb_offset; 
offset_ vcapc=vcapc_offset; 
printf("enter the trial\n\n"); 
scanf(" %d ", &trial); 
SET_BIT(Ox 1780000, XCNTLO); 
intr_map(CPU_INT7, ISN_EXT_INT7 ); 
INTR_ENAB LE(CPU_INT_NMI); 
INTR_ENAB LE(CPU_INT7 ); 
SET_BIT(Ox 1780000, XCNTLI); 
intr_hook(ahmed, CPU_INT7); 
/*________________*/ 
while (1) 
while(GET_BIT(DSP_STAT_ADDR, XSTATO)==0) 
{; } 
ADC[0]= READ_ DAUGHTER; /*u5ap, u6ap*/ 
ADC[1]= READ_ DAUGHTER; /*u7ap, u8ap*/ 
ADC[2]= READ_ DAUGHTER; /*u5am, u6am*/ 
ADC[31= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[5]= READ 
_DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ 
_DAUGHTER; 
/*u7bm, u8bp*/ 
read_ica_1=ADC[0]&0x0000ffff; 
read_icb_ 1=ADC [0] &Oxffff0000; 
read_icb_ 1 =read_icb_ 1» 16; 
read_ica=read_ica_ 1; 
read_icb=read_icb_1; 
read_vsab_1=ADC[ 1 ]&Ox0000ffff; 
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read_vsbc_ 1=ADC [1] &Oxffff0000; 
read_vsbc_ 1=read_vsbc_ 1» 16; 
read_vsab=read_vsab_ 1; 
read_vsbc=read_vsbc_1; 
read_vcapa_ 1=ADC [2 ] &Ox0000ffff; 
read_vcapb_ 1=ADC [2] &Oxffff0000; 
read_vcapb_ 1=read_vcapb_ 1» 16; 
read_vc apc_ 1=ADC [3 ] &Oxffff0000; 
read_vcapc_ 1=read_vcapc_ 1» 16; 
read_vcapa=read_vcapa_1; 
read_vcapb=read_vcapb_1; 
read_vcapc=read_vcapc_1; 
RESET_BIT(Ox 1780000, XCNTLO); 
ica=0.002441 *(float)(read_ica-offset_ica); 
icb=0.002441 *(float)(read_icb-offset_icb); 
icc=-ica-icb; 
vsab=0.0006278 *(float)(read_vsab-offset_vsab); 
vsbc=0.000627 8 *(float)(read_vsbc-offset_vsbc); 
vsca=-vsab-vsbc; 
va=vsab-vsca; 
vb=vsbc-vsab; 
vc=vsca-vsbc; 
vcapa=0.293 *(float)(read_vcapa-offset_vcapa); 
vcapb=0.293 *(float)(read_vcapb-offset_vcapb); 
vcapc=0.293*(float)(read_vcapc-offset_vcapc); 
if (vcapa>4501Ivcapb>45011vcapc>450) 
{ check-bit=O; } 
else 
(check-bit=l; ) 
delta 
_vcapa=160-vcapa; delta_vcapb=160-vcapb; 
delta_vcapc=160-vcapc; 
sum_a=sum_a+ki_samp*delta_vcapa; 
sum_b=sum_b+ki_samp*delta_vcapb; 
sum_c=sum_c+ki_samp *delta_vcapc; 
ida=kp*delta_vcapa+sum_a; 
idb=kp *delta_vcapb+sum_b; 
idc=kp*delta_vcapc+sum_c; 
ica_ref=va*ida; 
icb_ref=vb*idb; 
icc_ref=vc*idc; 
if (count_loop>0 & count_loop<1000) 
{ ah[init]=ica; 
AI [init]=icb; 
ah2[init]=vsab; 
ah3[init]=vsbc; 
ah4[init]=vcapa; 
ah5[init]=vcapb; 
ah6[init]=vcapc; 
++init; } 
va-ref=61 *(ica-ica_ref)+155.56*va; 
vb_ref=61 *(icb-icb_ref)+155.56*vb; 
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vc_ref=61 *(icc-icc_ref)+155.56*vc; 
vd=0.5 *(2 *va_ref-vb_ref-vc_ref); 
vq=0.866*(vb_ref-vc_ref); 
value=sqrtf(vd*vd+vq*vq); 
theta=asinf(vq/value); 
if (vd<O&vq<O) 
{ theta=3.14159-theta; } 
if (vd<O&vq>O) 
{ theta=3.14159-theta; } 
if (vd>O&vq<O) 
{ theta=theta+2*3.14159; } 
SET_BIT(Ox 1780000, XCNTLO); 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
theta 1=theta-(1.0472)*ss00; 
sine_ 1=sinf(theta 1+ 1.0472); 
sine_2=cosf(theta1+0.5236); 
sine_3=cosf(0.5236-theta 1); 
sine_4=sinf(thetal ); 
sine_5=sinf(1.0472-theta 1); 
/**/ 
/* check over modulation*/ 
max_input_voltage=(277.12/sine_ 1)-0.5; 
if (value>max_input_voltage) 
{ value=max_input_voltage; } 
/*ma=vm/(E*(m-1)*0.866); */ 
ma=0.0036085*value; 
ma_3level=2*ma; 
a=(int)(ma_3level* sine_2)+1; 
b=(int)(ma_3level *sine_3)+1; 
h=(int)(ma_3level* sine_4)+ 1; 
reg=-a+b*b-b+l+h; 
/*ma_samp=ma_31evel*samp; 
ma_samp=ma_3level*256; 
if (reg==1) 
{ tl=ma_samp*sine _5; 
t2=ma_samp*sine_ 4; } 
else if (reg==2) 
{ t1=ma_samp*sine _5-256; 
t2=ma_samp*sine_ 4; } 
else if (reg==3) 
{ t1=256-ma_samp*sine_5; 
t2=ma_samp*sine- 1-256; } 
else 
{ tl=ma_samp*sine_5; 
t2=ma_samp*sine_4-256; } 
tO=0.5*(256-t1-t2); 
timeO=(int)(tO); /*(int)(256*tO/samp); */ 
time 1=(int)(t1); /*(int)(256*tl/samp); */ 
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time2=(int)(t2); /*(int)(256*t2/samp); */ 
if (s==2jjs==4jjs==6) 
{ 
y=timel; 
timel=time2; 
time2=y; 
} 
time00=timeO; 
time 11=timeO+time 1; 
time22=timeO+time 1 +time2; 
if (s==1) 
{ 
if (reg==1) 
{ sa0=5587968; } 
else if (reg==2) 
{ sa_0=9848848; } 
else if (reg==3) 
{ sa_0=9848080; } 
else 
{ sa_O=10914068; } 
} 
1* *1 
else if (s==2) 
if (reg==1) 
{sa_0=5587200; } 
else if (reg==2) 
{ sa_0=10913300; } 
else if (reg==3) 
{sa_0=10851860; } 
else 
{ sa_0=6652420; } 
} 
else if (s==3) 
{ 
if (reg==1) 
{ sa_0=5525760; } 
else if (reg==2) 
{ sa0=6590980; } 
else if (reg==3) 
{ sa_0=6590788; } 
else 
{ sa_0=6857285; } 
} 
else if (s==4) 
{ 
if (reg==1) 
{ sa_0=5525568; } 
else if (reg==2) 
{ sa0=6857093; } 
else if (reg==3) 
{ sa_0=6906245; } 
else 
{ sa_0=5841025; } 
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else if (s==5) 
if (reg== 1) 
{ sa_0=5574720; } 
else if (reg==2) 
{ sa_0=5841025; } 
else if (reg==3) 
{sa_0=5841985; } 
else 
{sa_0=10101905; } 
else 
*1 
if (reg==1) 
{ sa_0=5575680; } 
else if (reg==2) 
{sa0=10102865; } 
else if (reg==3) 
{ sa_0=10115153; } 
else 
{ sa_0=9836560; } 
LOAD_FIELD(&total 
LOAD_FIELD(&total 
LOAD_FIELD(&total 
LOAD_FIELD(&total 
LOAD_FIELD(&total 
++count_loop; 
} 
interrupt void ahmed(void) 
1, time00,0,8); 
1, time 11,8,8); 
l, time22,16,8); 
1, check_bit, 27,1); 
2, sa_0,0,24); 
WRITE 1 
_DAUGHTER=total_ 
1; 
WRITE2_DAUGHTER=total_2; 
++count_intr; 
E. 2 Using PS-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "emif. h" 
#include "dma. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA_CONTROL_3 level . 
h" 
#include "AED_new. h" 
#include "mathf. h" 
unsigned short int offset _ica, offset_icb, 
read_ica, read_icb; 
unsigned short int offset _vsab, offset_vsbc, 
read_vsab, read_vsbc; 
unsigned short int offset _vcapa, 
offset_vcapb, offset_vcapc, read_vcapa, read_vcapb, read_vcapc; 
unsigned short int y, s, ss00, time00, time1 l, time22, timeO, timel, time2; 
unsigned short int check - 
bit= 1; 
unsigned int total, ADC[8]; 
unsigned int read_ica_ l , read_icb_ 
l 
, 
ica_offset, icb_offset; 
unsigned int read_vsab_ 1, read_vsbc_ l , vsab_offset, vsbc_offset; 
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unsigned int read_vcapa_l, read_vcapb_l, read_vcapc_l, vcapa_offset, vcapb_offset, vcapc_offset; 
int trial, count_loop=0, count_intr=0; 
float ma, t 1, t2, tO, theta=0, theta l, samp=0.00004096; 
float max-input-voltage; 
float vd, vq, va_ref, vb_ref, vc_ref, value; 
float ica, icb, icc, ica_ref, icb_ref, icc_ref; 
float vsab, vsbc, vsca, vcapa, vcapb, vcapc, ida, idb, idc; 
float delta_vcapa, delta_vcapb, delta_vcapc; 
float sum_a=0, sum_b=0, sum_c=0, kp=0.08, ki=8/*O. 1 */, ki_samp=0.00032768/*0.000004096*/; 
float va, vb, vc; 
unsigned int init=O; 
interrupt void ahmed(); 
void main() 
board_initö; 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
WRITE 1 
_DAUGHTER=0X01 
C29030; 
ADC[O]= READ_ DAUGHTER; /*u5ap, u6ap*/ 
ADC[1]= READ_ DAUGHTER; /*u7ap, u8ap*/ 
ADC[2]= READ_ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[s]= READ_ DAUGHTER; /*u7bp, u8bp*/ 
ADC[6]= READ_ DAUGHTER; /*u5bm, u6bm*/ 
ADC[7]= READ_ DAUGHTER; /*u7bm, u8bp*/ 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
ica_offset=ADC [0] &O x0000ffff; 
icb_offset=ADC[O] &Oxffff0000; 
icb_offset=icb_offset» 16; 
offset _ica=ica_offset; 
offset_icb=icb_offset; 
vsab_offset=ADC[ 1 ]&Ox0000ffff; 
vsbc_offset=ADC[ 1]&Oxffff0000; 
vsbc_offset=vsbc_offset» 16; 
offset_vsab=vsab_offset; 
offset_vsbc=vsbc_offset; 
vcapa_ offset=ADC [2] &Ox0000ffff; 
vcapb _offset=ADC[2] 
&Oxffff0000; 
vcapb _offset=vcapb_offset» 
16; 
vcapc_ offset=ADC [3 ] &Oxffff0000; 
vcapc_ offset=vcapc_offset» 16; 
offset_vcapa=vcapa_offset; 
offset_vcapb=vcapb_offset; 
offset_vcapc=vcapc_offset; 
printf("enter the trial\n\n"); 
scanf(" %d ", &trial); 
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SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_BIT(DSP_CNTL_ADDR, XCNTLI ); 
intr_hook(ahmed, CPU_INT7 ); 
while (1) 
while(GET_BIT(DSP_STAT_ADDR, XSTATO)==0) 
;} 
ADC[0]= READ_ DAUGHTER; /*u5ap, u6ap*/ 
ADC[1]= READ_ DAUGHTER; /*u7ap, u8ap*/ 
ADC[2]= READ_ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[5]= READ_ DAUGHTER; /*u7bp, u8bp*/ 
ADC[6]= READ_ DAUGHTER; /*u5bm, u6bm*/ 
ADC[7]= READ_ DAUGHTER; /*u7bm, u8bp*/ 
read_ica_ 1=ADC [0] &Ox0000ffff; 
read_icb_ 1=ADC[O] &Oxffff0000; 
read_icb_ 1=read_icb_ 1» 16; 
read_ica=read_ica_ 1; 
read_icb=read_icb_ 1; 
read_vsab_1=ADC[ 1 ]&Ox0000ffff; 
read_vsbc_ 1=ADC[ 1] &Oxffff0000; 
read_vsbc_ 1=read_vsbc_ 1>>1 6; 
read_vsab=read_vsab_1; 
read_vsbc=read_vsbc_ 1; 
read_vcapa_ 1=ADC[2]&Ox0000ffff; 
read_vcapb_ 1=ADC[2]&Oxffff0000; 
read_vcapb_ 1=read_vcapb_1» 16; 
read_vcapc_ 1=ADC[3] &Oxffff0000; 
read_vcapc_ 1=read_vcapc_ 1» 16; 
read_vcapa=read_vcapa_1; 
read_vcapb=read_vcapb_1; 
read_vcapc=read_vcapc_1; 
RESET_BIT(DSP_CNTL ADDR, XCNTLO); 
ica=0.002441 *(float)(read_ica-offset_ica); 
icb=0.002441 *(float)(read_icb-offset_icb); 
icc=-ica-icb; 
vsab=0.0006278 *(float)(read_vsab-offset_vsab); 
vsbc=0.0006278*(float)(read_vsbc-offset_vsbc); 
vsca=-vsab-vsbc; 
va=vsab-vsca; 
vb=vsbc-vsab; 
vc=vsca-vsbc; 
vcapa=0.293 *(float)(read_vcapa-offset_vcapa); 
vcapb=0.293*(float)(read_vcapb-offset_vcapb); 
vcapc=0.293 *(float)(read_vcapc-offset_vcapc); 
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if (vcapa>45011vcapb>45011vcapc>450) 
Icheck-bit=O; ) 
else 
{ check_bit= 1; 1 
delta_vcapa=160-vcapa; 
delta_vcapb=160-vcapb; 
delta_vcapc=160-vcapc; 
sum_a=sum_a+ki_samp*delta_vcapa; 
sum_b=sum_b+ki_samp*del ta_vcapb; 
sum_c=sum_c+ki_samp*delta_vcapc; 
ida=kp *delta_vcapa+sum_a; 
idb=kp*delta_vcapb+sum_b; 
idc=kp*delta_vcapc+sum_c; 
ica_ref=va*ida; 
icb_ref=vb*idb; 
icc_ref=vc*idc; 
va-ref=61 *(ica-ica_ref)+ 155.56*va; 
vb_ref=61 *(icb-icb_ref)+ 155.56*vb; 
vc_ref=61 *(icc-icc_ref)+155.56*vc; 
vd=0.5 *(2 *va_ref-vb_ref-vc_ref); 
vq=0.866*(vb_ref-vc_ref); 
value=sqrtf(vd * vd+vq * vq ); 
theta=as inf(vq/value); 
if (vd<0&vq<O) 
{ theta=3.14159-theta; ) 
if (vd<O&vq>O) 
{ theta=3.14159-theta; } 
if (vd>O&vq<O) 
{ theta=theta+2*3.14159; } 
SET_B IT(DSP_CNTL_ADDR, XCNTLO); 
ss00=(int)(0.955 *theta); 
s=ss00+1; 
theta 1=theta-(1.0472)*ss00; 
/* check over modulation*/ 
max_input_voltage=(277.12/*346.4*//sinf(theta 1+1.0472))-0.274; 
if (value>max_input_voltage) 
{ value=max-input-voltage; ) 
ma=0.0036085*value; 
/*calculation of the time distribution between the states*/ 
t 1=ma* samp * sinf(1.0472-theta 1); 
t2=ma*samp*sinf(theta l ); 
tO=0.5 *(samp-t 1-t2); 
/* convert tOO, tl 1, t22 to the number of counts required in fpga*/ 
timeO=(int)(6250000*tO); 
time t=(int)(6250000*tl); /* time t=(int)(256*t1 l/camp); */ 
time2=(int)(6250000*t2); /* time2=(int)(256*t22/samp); */ 
if (s==2jjs==4jjs==6) 
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y=time l; 
time 1=time2; 
time2=y; 
} 
if (timeO<2) 
{ timeO=2; 
time 1=time 1-2; 
time2=time2-2; 
} 
if (timet<2) 
{ time 1=2; 
time2=time2-2; 
timeO=timeO; 
if (time2<2) 
time2=2; 
timel=timet-2; 
timeO=timeO; 
} 
timeOO=timeO; 
time 11=timeO+time 1; 
time22=timeO+time l+time2; 
LOAD_ FIELD(&total, time00,0,8); 
LOAD_ FIELD(&total, time 11,8,8); 
LOAD_ FIELD(&total, time22,16,8); 
LO AD_ FIE LD (&to tal, s, 24,3) ; 
LOAD 
_FIELD(&total, check_bit, 
27,1); 
++count_loop; 
interrupt void ahmed(void) 
{ 
WRITE IDAUGHTER=total; 
++count_intr; 
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F. 1 Using PS-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "emif. h" 
#include "dma. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA_CONTROL_31evel. h" 
#include "AED_new. h" 
#include "mathf. h" 
unsigned short int offset_ica, offset_icb, read_ica, read_icb; 
unsigned short int offset_vsab, offset _vsbc, read_vsab, read_vsbc; unsigned short int offset_vcapa, offset_vcapb, offset_vcapc, read_vcapa, read_vcapb, read_vcapc; 
unsigned short int offset_vcapa2, offset_vcapb2, offset_vcapc2, read_vcapa2, read_vcapb2, read_vcapc2; 
unsigned short int y, s, ss00, time00, time 11, time22, timeO, timel, time2; 
unsigned short int check _bit= 
l, change=0; 
unsigned int total, ADC[8]; 
unsigned int read_ica_ l , read_icb_ 1, 
ica_offset, icb_offset; 
unsigned int read_vsab_l, read_vsbc_1, vsab_offset, vsbc_offset; 
unsigned int read_vcapa_l, read_vcapb_l, read_vcapc_1, vcapa_offset, vcapb_offset, vcapc_offset; 
unsigned int read_vcapa_2, read_vcapb_2, read_vcapc_2, vcapa2_offset, vcapb2_offset, vcapc2_offset; 
int trial, count_loop=0, count_intr=0; 
float ma, t1, t2, tO, theta=0, theta 1, samp=0.00004096; 
float max-input-voltage; 
float vd, vq, va_ref, vb_ref, vc_ref, value; 
float ica, icb, icc, ica_ref, icb_ref, icc_ref; 
float vsab, vsbc, vsca, vcapa, vcapb, vcapc, ida, idb, idc; 
float vcapa2, vcapb2, vcapc2; 
float delta_vcapa, delta_vcapb, delta_vcapc; 
float sum_a=0, sum_b=0, sum_c=0, kp=0.08, ki=/*8*/0 
float va, vb, vc; 
1 , 
ki_s amp=/*0.00032768 */0.000004096; 
unsigned int finit=0; 
int aa=0, bb=0, dd 1=0, dd2=0, dd3=0, dd4=0, dd5=0, dd6=0, dd7=0, nn=1; 
interrupt void ahmed(); 
void main() 
board_initQ; 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
WRITE 1 DAUGHTER=0X01 C29030; 
ADC[0]= READ-DAUGHTER; /*u5ap, u6ap*/ 
ADC[11= READ_DAUGHTER; /*u7ap, u8ap*/ 
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ADC[2]= READ- DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[5]= READ 
-DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ 
_DAUGHTER; 
/*u7bm, u8bp*/ 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
ica_offset= ADC [0] &Ox0000ffff; 
icb_offset=ADC[0]&Oxffff0000; 
icb_offset=icb_offset» 16; 
offset_ica=ica_offset; 
offset_icb=icb_offset; 
vsab_offset=ADC[ 1 ]&Ox0000ffff; 
vsbc_offset=ADC [1] &Oxffff0000; 
vsbc_offset=vsbc_offset» 16; 
offset_vsab=vsab_offset; 
offset_vsbc=vsbc_offset; 
vcapa_ offset=ADC [2 ] &Ox0000ffff; 
vcapb _offset=ADC 
[2]&Oxffff0000; 
vcapb _offset=vcapb_offset» 
16; 
vcapc _offset=ADC[3]&Oxffff0000; vcapc _offset=vcapc_offset>> 
16; 
offset_ vcapa=vcapa_offset; 
offset_ vcapb=vcapb_offset; 
offset_ vcapc=vcapc_offset; 
vcapa2_offset=ADC [4]&Ox0000ffff; 
vcapb2_offset=ADC [4] &Oxffff0000; 
vcapb2_offset=vcapb2_offset» 16; 
vcapc2_offset=ADC[5] &Ox0000ffff; 
offset_vcapa2=vcapa2_offset; 
offset_vcapb2=vcapb2_offset; 
offset_vcapc2=vcapc2_offset; 
printf("enter the trial\n\n"); 
scanf("%d", &trial); 
SET_BIT(DSP_CNTL_ADDR, XCNTLO); 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENAB LE(CPU_INT_NMI); 
INTR_ENAB LE(CPU_INT7 ); 
SET_BIT(DSP_CNTL_ADDR, XCNTL1); 
intr_hook(ahmed, CPU_INT7); 
- ---------------- 
while (1) 
while(GET_B IT(DSP_STAT_ADDR, XSTATO)==0) 
{ ;} 
ADC[O]= READ 
_DAUGHTER; 
/*u5ap, u6ap*/ 
ADC[11= READ 
_DAUGHTER; 
/*u7ap, u8ap*/ 
ADC[2]= READ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ 
_DAUGHTER; 
/*u7am, u8am*/ 
ADC[4]= READ 
_DAUGHTER; 
/*u5bp, u6bp*/ 
ADC[s]= READ 
_DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ 
_DAUGHTER; 
/*u7bm, u8bp*/ 
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read_ic a_ 1=ADC [0] &Ox0000ffff; 
read_icb_ 1=ADC[O]&Oxffff0000; 
read_icb_ 1=read_icb_ 1» 16; 
read_ica=read_ica_ 1; 
read_icb=read_icb_ 1; 
read_vsab_ 1=ADC [ I] &Ox0000ffff; 
read_vsbc_ 1=ADC[ 1 ]&Oxffff0000; 
read_vsbc_ 1=read_vsbc_ 1» 16; 
read_vsab=read_vsab 1; 
read_vsbc=read_vsbc_ 1; 
read_vcapa_ 1=ADC[2]&Ox0000ffff; 
read_vcapb_1=ADC[2]&Oxffff0000; 
read_vcapb_ 1=read_vcapb_ 1» 16; 
read_vcapc_ 1=ADC [3] &Oxffff0000; 
read_vcapc_ 1=read_vcapc_ 1» 16; 
read_vcapa=read_vcapa_1; 
read_vcapb=read_vcapb_l; 
read_vcapc=read_vcapc_1; 
read_vcapa_2=ADC [4] &Ox0000ffff; 
read_vcapb_2=ADC [4] &Oxffff0000; 
read_vcapb_2=read_vcapb_2» 16; 
read_vcapc_2=ADC [5 ] &Ox0000ffff; 
read_vcapa2=read_vcapa_2; 
read_vcapb2=read_vcapb_2; 
read_vcapc2=read_vcapc_2; 
RESET_BIT(DSP_CNTL_ADDR, XCNTLO); 
ica=0.002441 *(float)(read_ica-offset_ica); 
icb=0.002441 *(float)(read_icb-offset_icb); 
icc=-ica-icb; 
vsab=0.0006278*(float)(read_vsab-offset_vsab); 
vsbc=0.0006278*(float)(read_vsbc-offset_vsbc); 
vsca=-vsab-vsbc; 
va=vsab-vsca; 
vb=vsbc-vsab; 
vc=vsca-vsbc; 
vcapa=0.293 *(float)(read_vcapa-offset_vcapa); 
vcapb=0.293 *(float) (read_vcapb-offset_vcapb); 
vcapc=0.293 *(float)(read_vcapc-offset_vcapc); 
vcapa2=0.293 *(float)(read_vcapa2-offset_vcapa2); 
vcapb2=0.293 *(float)(read_vcapb2-offset_vcapb2); 
vcapc2=0.293 *(float)(read_vcapc2-offset_vcapc2); 
if (vcapa>35011vcapb>35011vcapc>350) 
{ check-bit=O; } 
else 
{check_bit=1; } 
if (check-bit==I) 
if (vcapa2>35011vcapb2>3501Ivcapc2>350) 
{ check-bit=O; } 
else 
{ check_bit= l; } 
if (check-bit==I) 
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if (vcapa<511vcapb<511vcapc<5) 
{ check_bit=0; } 
else 
{ check_bit=1; } 
if (check-bit==I) 
{ 
if (vcapa2<511vcapb2<511vcapc2<5) 
{ check_bit=0; } 
else 
(check-bit=l; ) 
/* multiplexing action for both sets in each cycle*/ 
dd7=dd6; 
dd6=dd5; 
dd5=dd4; 
dd4=dd3; 
dd3=dd2; 
dd2=ddl; 
bb=aa; 
if (va>0) 
{aa=3; 
dd 1=0; 
dd2=0; 
dd3=0; 
dd4=0; 
dd5=0; 
dd6=0; 
else 
{aa=l; 
++dd1; } 
if (aa-bb==2) 
{ if (dd7>60) 
{ ++nn; } 
if (nn%2==O) 
(change=O; ) 
else 
{change=l; } 
--------------------------------------------------- 
delta_vcapa=100-vcapa; 
delta_vcapb=100-vcapb; 
delta_vcapc=100-vcapc; 
sum_a=sum_a+ki_samp *delta_vcapa; 
sum_b=sum_b+ki_samp*delta_vcapb; 
sum_c=sum_c+ki_samp*delta_vcapc; 
ida=kp *delta_vc apa+s um_a; 
idb=kp *delta_vcapb+sum_b; 
idc=kp*delta_vcapc+sum_c; 
ica_ref=va*ida; 
icb_ref=vb*idb; 
icc_ref=vc*idc; 
va-ref=61 *(ica-ica_ref)+ 155.56*va; 
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vb_ref=61 *(icb-icb_ref)+155.56*vb; 
vc_ref=61 *(icc-icc_ref)+155.56*vc; 
vd=0.5 *(2 * va_ref-vb_ref-vc_ref); 
vq=0.866*(vb_ref-vc_ref); 
value=sgrtf(vd*vd+vq*vq); 
theta=asinf(vq/value); 
if (vd<O&vq<O) 
{ theta=3.14159-theta; ) 
if (vd<O&vq>O) 
{ theta=3.14159-theta; ) 
if (vd>O&vq<O) 
{ theta=theta+2*3.14159; } 
S ET_B IT(DSP_CNTL_ADDR, XCNTLO); 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
theta 1=theta-(1.0472)*ss00; 
/* check over modulation*/ 
max_input_voltage=(346.4/sinf(theta 1+1.0472))-0.274; 
if (value>max_input_voltage) 
{ value=max-input-voltage; ) 
ma=0.002886836*value; 
/*calculation of the time distribution between the states*/ 
t 1=ma*samp*sinf(1.0472-theta 1); 
t2=ma*samp*sinf(thetal); 
t0=0.5 *(samp-t 1-t2); 
/* convert tOO, tl 1, t22 to the number of counts required in fpga*/ 
timeO=(int)(6250000*tO); 
time 1=(int)(6250000*t 1); 
time2=(int)(6250000*t2); 
if (s==2jjs==4jjs==6) 
y=timel; 
time 1=time2; 
time2=y; 
if (timeO<3) 
{ timeO=3; 
timel=timel-3; 
time2=time2-3; 
} 
if (timel<3) 
(time 1 =3; 
time2=time2-3; 
timeO=time0; 
if (time2<3) 
time2=3; 
time 1=time 1-3; 
timeO=timeO; 
time00=timeO; 
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time 11=timeO+time 1; 
time22=timeO+time l+time2; 
LOAD 
_FIELD(&total, time00,0,8); LOAD 
_FIELD(&total, time 11,8,8); LOAD 
_FIELD(&total, time22,16,8); LOAD 
_FIELD(&total, s, 24,3); LOAD 
_FIELD(&total, check_bit, 27,1); LOAD 
_FIELD(&total, change, 29,1); ++count_loop; 
interrupt void ahmed(void) 
WRITE 1 
-DAUGHTER=total; ++count_intr; 
F. 2 Using H-SVM 
#include <stdlib. h> 
#include <stdio. h> 
#include "regs. h" 
#include "math. h" 
#include "intr. h" 
#include "FPGA_31eve1. h" 
#include "mathf. h" 
unsigned short int offset_ica, offset_icb, read_ica, read_icb; 
unsigned short int offset_vsab, offset_vsbc, read_vsab, read_vsbc; 
unsigned short int offset_vcapa, offset_vcapb, offset_vcapc, read_vcapa, read_vcapb, read_vcapc; 
unsigned short int offset_vcapa2, offset_vcapb2, offset_vcapc2, read_vcapa2, read_vcapb2, read_vcapc2; 
unsigned short int y, s, ss00, time00, timel 1, time22, timeO, time l, time2; 
unsigned short int check_bit=l, change=0; 
unsigned int total- l, total-2, ADC [8]; 
unsigned int read_ica_ l , read_icb_ 
l , 
ica_offset, icb_offset; 
unsigned int read _vsab_l, read_vsbc_1, 
vsab_offset, vsbc_offset; 
unsigned int read_vcapa_l, read_vcapb_l, read_vcapc_l, vcapa_offset, vcapb_offset, vcapc_offset; 
unsigned int read _vcapa_2, read_vcapb_2, 
read_vcapc_2, vcapa2_offset, vcapb2_offset, vcapc2_offset; 
int trial, count_loop=0, count_intr=0; 
float vd, vq, va_ref, vb_ref, vc_ref, value; 
float ica, icb, icc, ica_ref, icb_ref, icc_ref; 
float ida, idb, idc; 
int 
vcapa, vcapb, vcapc, vcapa2, vcapb2, vcapc2, delta_vcapa, delta_vcapb, delta_vcapc, vsab, vsbc, vsca, va, vb, vc; 
float 
sum_a=0, sum_b=0, sum_c=0, kp=0.000014715632/*0.293 *0.08 *0.0006278 */, ki=/*8 */O. l , ki_samp=/*O. 0 
0032768*/0.000000000753440358/*0.293 *0.000004096*0.0006278 */; 
float gain; 
unsigned int finit=0; 
int aa=0, bb=0, dd 1=0, dd2=0, dd3=0, dd4=0, dd5=0, dd6=0, dd7=0, nn=1; 
float ma, m, t1, t2, tO, theta=0, theta 1, samp=0.00004096; 
float ma_3level, max_input_voltage, sine_ 1, sine_2, sine_3, sine_4, sine_5; 
float v_input_new, input_voltage, ma_samp, abc; 
unsigned int sa_0; 
unsigned int reg, a, b, h; 
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interrupt void ahmedO; 
void main() 
board_init(); 
RESET_BIT(Ox 1780000, XCNTLO); 
SET_BIT(Ox 1780000, XCNTLO); 
emif init(0x00003078, 
0x00000040, 
Ox4OFDO220, 
0x00000030, 
0x00000030, 
0x07229000, 
0x00000619); 
WRITE 1 
-DAUGHTER=0X01 
C29030; 
WRITE2_DAUGHTER=OX00000000; /* 1C29030; */ 
ADC[0]= READ 
_DAUGHTER; 
/*u5ap, u6ap*/ 
ADC[ 1 ]= READ 
_DAUGHTER; 
/*u7ap, u8ap*/ 
ADC[2]= READ 
-DAUGHTER; 
/*u5am, u6am*/ 
ADC[3]= READ 
_DAUGHTER; 
/*u7am, u8am*/ 
ADC[4]= READ 
_DAUGHTER; 
/*u5bp, u6bp*/ 
ADC[s]= READ 
_DAUGHTER; 
/*u7bp, u8bp*/ 
ADC[6]= READ 
_DAUGHTER; 
/*u5bm, u6bm*/ 
ADC[7]= READ 
_DAUGHTER; 
/*u7bm, u8bp*/ 
RESET_BIT(Ox 1780000, XCNTLO); 
ica_offset=ADC [0]&Ox0000ffff; 
offset_ica=ica_offset; 
printf("enter the trial\n\n"); 
scanf(" %d", &trial); 
SET_BIT(Ox l 780000, XCNTLO); 
intr_map(CPU_INT7, ISN_EXT_INT7); 
INTR_ENABLE(CPU_INT_NMI); 
INTR_ENABLE(CPU_INT7); 
SET_BIT(Oxl780000, XCNTLI ); 
intr_hook(ahmed, CPU_INT7 ); 
/*====================================================================*/ 
while (1) 
while(GET_BIT(DSP_STAT_ADDR, XSTATO)==0) 
10 
ADC[0]= READ_ DAUGHTER; /*u5ap, u6ap*/ 
ADC[ 1 ]= READ_ DAUGHTER; /*u7ap, u8ap*/ 
ADC[2]= READ_ DAUGHTER; /*u5am, u6am*/ 
ADC[3]= READ_ DAUGHTER; /*u7am, u8am*/ 
ADC[4]= READ_ DAUGHTER; /*u5bp, u6bp*/ 
ADC[5]= READ_ DAUGHTER; /*u7bp, u8bp*/ 
ADC[6]= READ_ DAUGHTER; /*u5bm, u6bm*/ 
ADC[7]= READ_ DAUGHTER; /*u7bm, u8bp*/ 
read_ica_ 1=ADC [0] &Ox0000ffff; 
read_icb_1=ADC [0]&Oxffff0000; 
read_icb_ 1=read_icb_ 1» 16; 
read_ica=read_ica_1; 
read_icb=read_icb_ 1; 
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read_vsab_ 1=ADC [1] &Ox0000ffff; 
read_vsbc_1=ADC[ 1 ]&Oxffff0000; 
read_vsbc_ 1=read_vsbc_ 1» 16; 
read_vsab=read_vsab_ 1; 
read_vsbc=read_vsbc_1; 
read_vcapa_ 1=ADC [2] &Ox0000ffff; 
read_vcapb_1=ADC[2]&Oxffff0000; 
read_vcapb_ 1=read_vcapb_ 1» 16; 
read_vcapc_ 1=ADC [3]&Oxffff0000; 
read_vcapc_ 1=read_vcapc_ 1» 16; 
read_vcapa=read_vcapa_1; 
read_vcapb=read_vcapb_1; 
read_vcapc=read_vcapc_1; 
read_vcapa_2=ADC[4]&Ox0000ffff; 
read_vcapb_2=ADC [4] &Oxffff0000; 
read_vcapb_2=read_vcapb_2» 16; 
read_vc apc_2=ADC [5 ] &Ox0000ffff; 
read_vcapa2=read_vcapa_2; 
read_vcapb2=read_vcapb_2; 
read_vcapc2=read_vcapc_2; 
RESET_BIT(Ox 1780000, XCNTLO); 
ica=0.002441 *(float)(read_ica-offset_ica); 
icb=0.002441 *(float)(read_icb-offset_ica/*b*/); 
icc=-ica-icb; 
vsab=(read_vsab-offset_ica/*vsab*/); 
vsbc=(read_vsbc-offset_ica/*vsbc*/); 
vsca=-vsab-vsbc; 
va=vsab-vsca; 
vb=vsbc-vsab; 
vc=vsca-vsbc; 
abc=vsab*0.0006278; 
vcapa=(read_vcapa-offset_ica/*vcapa*/); 
vcapb=(read_vcapb-offset_ica/*vcapb */); 
vcapc=(read_vcapc-offset_ica/*vcapc */); 
vcapa2=(read_vcapa2-offset_ica/*vcapa2*/); 
vcapb2=(read_vcapb2-offset_ica/*vcapb2 */); 
vcapc2=(read_vcapc2-offset_ica/*vcapc2*/); 
if (vcapa>11951Ivcapb>119511vcapc>1195) 
(check-bit=O; ) 
else 
Icheck-bit=l; ) 
if (check-bit==I) 
if (vcapa2> 1195 1Ivcapb2> 1195I1vcapc2> 19511 
{ check-bit=O; } 
else 
(check-bit=l; ) 
} 
P multiplexing action for both sets in each cycle*/ 
dd4=dd3; 
dd3=dd2; 
dd2=ddl; 
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bb=aa; 
if (va>0) 
{aa=3; 
dd 1=0; 
dd2=0; 
dd3=0; 
else 
Iaa=1; 
++dd 1; 1 
if (aa-bb==2) 
[if (dd4>60) 
{ ++nn; } 
if (nn%2==O) 
(change=O; ) 
else 
(change=l; ) 
delta_vcapa=342-vcapa; 
delta_vcapb=342-vcapb; 
delta_vcapc=342-vcapc; 
sum_a=sum_a+ki_samp *delta_vcapa; 
sum_b=sum_b+lci_samp*delta_vcapb; 
sum_c=sum_c+ki_samp*delta_vcapc; 
ida=kp*delta_vcapa+sum_a; 
idb=kp *delta_vcapb+sum_b; 
idc=kp *delta_vcapc+s um-c; 
ica_ref=va*ida; 
icb_ref=vb*idb; 
icc_ref=vc*idc; 
va-ref=61 *(ica-ica_ref)+0.097661 *va; 
vb_ref=61 *(icb-icb_ref)+0.097661 *vb; 
vc_ref=61 *(icc-icc_ref)+0.097661 *vc; 
vd=0.5 * (2 * va_ref-vb_ref-vc_ref); 
vq=0.866*(vb_ref-vc_ref); 
value=sqrtf(vd*vd+vq*vq); 
theta=asinf(vq/value); 
if (vd<O&vq<O) 
( theta=3.14159-theta; ) 
if (vd<O&vq>O) 
{ theta=3.14159-theta; ) 
if (vd>O&vq<O) 
{ theta=theta+2*3.14159; ) 
SET_BIT(Ox 1780000, XCNTLO); 
/*__________________*/ 
ss00=(int)(0.955 *theta); 
s=ss00+ 1; 
theta 1=theta-(1.0472)*ss00; 
sine_ 1=sinf(theta 1+1.0472); 
sine_2=cosf(theta1+0.5236); 
sine_3=cosf(0.5236-theta 1); 
sine_4=sinf(theta 1); 
281 
Appendix- F. " C code for the five-level APF 
sine_5=sinf(1.0472-theta 1); 
/* check over modulation*/ 
max_input_voltage=(346.4/sine_1)-0.278; 
if (value>max_input_voltage) 
{ value=max_input_voltage; } 
ma=0.002886836*value; 
ma_31evel=2*ma; 
a=(int)(ma_3level *sine_2)+ 1; 
b=(int)(ma_3level* sine_3)+1; 
h=(int)(ma_3level *sine 
_4)+ 
1; 
reg=-a+b*b-b+l+h; 
ma_samp=ma_3level *25 6; 
if (reg==1) 
{t1=ma_samp*sine_5; 
t2=ma_samp*sine_4; } 
else if (reg==2) 
{ t1=ma_samp*sine_5-256; 
t2=ma_samp*sine_4; } 
else if (reg==3) 
{ t1=256-ma_samp*sine_5; 
t2=ma_samp*sine- 1-256; } 
else 
{ tl =ma_samp*sine_5; 
t2=ma_samp*sine_4-256; } 
tO=0.5*(256-t1-t2); 
timeO=(int)(tO); 
time l=(int)(tl ); 
time2=(int)(t2); 
if (s==2jjs==4jjs==6) 
y=timel; 
time 1=time2; 
time2=y; 
timeOO=timeO; 
time 11=timeO+time 1; 
time22=timeO+time 1 +time2; 
if (s==1) 
if (reg==1) 
{ sa_0=5587968; } 
else if (reg==2) 
{ sa_0=9848848; } 
else if (reg==3) 
{ sa0=9848080; } 
else 
{sa_0=10914068; } 
/*(int)(256*tO/samp); */ 
/*(int)(256*tl/samp); */ 
/*(int)(256*t2/samp); */ 
else if (s==2) 
if (reg==1) 
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{ sa_0=5587200; } 
else if (reg==2) 
{sa0=10913300; } 
else if (reg==3) 
{sa_0=10851860; } 
else 
{ sa0=6652420; } 
} 
else if (s==3) 
{ 
if (reg==1) 
{ sa_0=5525760; } 
else if (reg==2) 
{ sa_0=6590980; } 
else if (reg==3) 
{ sa_0=6590788; } 
else 
{sa0=6857285; } 
} 
else if (s==4) 
{ 
if (reg==1) 
{ sa_0=5525568; } 
else if (reg==2) 
{ sa_0=6857093; } 
else if (reg==3) 
{sa_0=6906245; } 
else 
{ sa_0=5841025; } 
} 
1* 
else if (s==5) 
*1 
if (reg==1) 
{ sa_0=5574720; } 
else if (reg==2) 
{sa_0=5841025; } 
else if (reg==3) 
{ sa_0=5841985; } 
else 
{sa_0=10101905; } 
} 
else 
{ 
if (reg==1) 
{ sa_0=5575680; } 
else if (reg==2) 
{sa_0=10102865; } 
else if (reg==3) 
{ sa_0=10115153; } 
else 
{ sa_0=9836560; } 
LOAD_ FIELD(&total_ 1, time00,0,8); 
LOAD_ FIELD(&total_ l, time 11,8,8); 
LOAD_ FIELD(&total_ l, time22,16,8); 
LOAD_ FIELD(&total_ l , check_bit, 27,1); LOAD_ FIELD(&total_ 1, change, 29,1); 
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LOAD_FIELD(&total_2, sa_0,0,24); 
++count_loop; 
interrupt void ahmed(void) 
WRITE I 
-DAUGHTER=total-1; WRITE2_DAUGHTER=total_2; 
++count_intr; 
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Practical results using R- L and R-C loads 
The practical results for the thee-level and five-level APF have been performed using a 
three-phase diode bridge feeding series R-L and parallel R-C loads. The parameters of 
the series R-L and parallel R-C loads are (R = 62 Ohm, L= 100 mH and R= 235 Ohm, 
C=2.2mF). 
G. 1 Three-level APF using normal-SVM 
i. Using R-L load 
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Figure g. 1. Three-level APF practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum 
(5A/div), (c) the active filter current and spectrum (2.5A/div), and (d) the inverter 
output line voltage (200 V/div) 
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Figure g. 2. Three-level APF practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum 
(5A/div), (c) the active filter current and spectrum (2.5A/div), and (d) the inverter 
output line voltage (200 V/div) 
ii. Using R-C load 
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G. 2 Three-level APF using PS-SVM 
i. Using R-L load 
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Figure g. 3. Three-level APF practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum 
(5A/div), (c) the active filter current and spectrum (2.5A/div), and (d) the inverter 
output line voltage (200 V/div) 
ii. Using R-C load 
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Figure g. 4. Three-level APF practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum 
(5A/div), (c) the active filter current and spectrum (2.5A/div), and (d) the inverter 
output line voltage (200 V/div) 
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G. 3 Five-level APF using PS-SVM 
i. Using R-L load 
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Figure g. 5. Five-level APF practical results: 
(a) the load current and its spectrum (5A/div), (b) the supply current and its spectrum 
(5A/div), (c) the active filter current and its spectrum (2.5A/div), and (d) the inverter 
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(e) vdcal and Vdca2, (f) vdcbi and vdcb2, and (g) vdccl and vdcc2 
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ii. Using R-C load 
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Figure g. 6. Five-level APF practical results: 
(a) the load current and its spectrum (5A/div), (b) the supply current and its spectrum 
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output line voltage (400 V/div). The six capacitor voltages (40 V/div): 
(e) vdcal and Vdca2, (f) Vdcbi and Vdcb2, and (g) vdccl and Vdcc2 
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G. 4 Five-level APF using H-SVM 
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Figure g. 7. Five-level APF practical results: 
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(5A/div), (c) the active filter current and its spectrum (2.5A/div), and (d) the inverter 
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ii. Using R-C load 
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Figure g. 8. Five-level APF practical results: 
(a) the load current and its spectrum (5A/div), (b) the supply current and its spectrum 
(5A/div), (c) the active filter current and its spectrum (2.5A/div), and (d) the inverter 
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(e) vdcal and Vdca2, (f) vdcbi and vdcb2, and (g) vdcci and Vdcc2 
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Simulink models of APF 
H. 1 Two-level APF model 
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H. 2 Three-level APF model 
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H. 3 Five-level APF model 
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Appendix I 
Numerical analysis example of state selection proof 
In this appendix, a numerical analysis example of the state selection proof is given. In 
the five-level SVM, the states can be derived from the states matrix presented in chapter 
five as follows: 
zero-states-vector=[000 111 222 333 444] 
= [X (1,1,1) X (I, 1,2) X (I, 1,3) X (I, 1,4) X (1,1,5)] 
100 211 322 433 X (2,1,1) X (2,1,2) X (2,1,3) X (2,1,4) 
110 221 332 443 X (2,2,1) X (2,2,2) X (2,2,3) X (2,2,4) 
010 121 232 343 X (2,3,1) X (2,3,2) X (2,3,3) X (2,3,4) 
hexagon 
-1- matrix = = 011 122 233 344 X (2,4,1) X (2,4,2) X (2,4,3) X (2,4,4) 
001 112 223 334 X (255, I) X(2,5,2) X(2,5,3) X(2,5,4) 
101 212 323 434 
_X 
(216, I) X(2,6,2) X(2,6,3) X(2,6,4) 
200 311 422 X (3,1,1) X (3,1,2) X (3,1,3) 
210 321 432 X (3,2,1) X (3,2,2) X (3,2,3) 
220 331 442 X (3,3,1) X (3,3,2) X (3,3,3) 
120 231 342 X (3,4,1) X (3,4,2) X (3,4,3) 
020 131 242 X (3,5,1) X (3,5,2) X (3,5,3) 
021 132 243 X (3,6,1) X (3,6,2) X (3,6,3) 
hexagon 
_2_ matrix = 022 133 244 _ X (3,7,1) X (3,7,2) X (3,7,2) 
012 123 234 X (3,8,1) X (3,8,2) X (3,8,3) 
002 113 224 X (3,9,1) X (3,9,2) X (3,9,3) 
102 213 324 X (3,10, I) X(3,10,2) X(3,10,3) 
202 313 424 X(3,11,1) X(3,11,2) X(3,11,3) 
201 312 423 X (3,12,1) X(3,12,2) X(3,12,3)_ 
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hexagon 
-3- matrix = 
hexagon 
_3- matrix = 
300 411 X (4,1,1) X (4,1,2) 
310 421 X (4,2,1) X (4,2,2) 
320 431 X (4,3,1) X (4,3,2) 
330 441 X (4,4,1) X (4,4,2) 
230 341 X (4,5,1) X (4,5,2) 
130 241 X (4,6,1) X (4,6,2) 
030 141 X (4,7,1) X (4,7,2) 
031 142 X (4,8,1) X (4,8,2) 
032 143 X (4,9,1) X (4,9,2) 
033 144 X (4,10, I) X(4,10,2) 
023 134 X (4,1 1,1) X (4,11,2) 
013 124 X (4,12,1) X (4,12,2) 
003 114 X (4,13,1) X (4,13,2) 
103 214 X (4,14,1) X (4,14,2) 
203 314 X (4,15,1) X (4,15,2) 
303 414 X (4,16,1) X (4,16,2) 
302 413 X (4,17,1) X (4,17,2) 
301 412 X (4,18,1) X (4,18,2) 
400 
410 
420 
430 
440 
340 
240 
140 
040 
041 
042 
043 
044 
034 
024 
014 
004 
104 
204 
304 
404 
403 
402 
401 
X (5,1,1) 
X (5,2,1) 
X (5,3,1) 
X (5,4,1) 
X (5,5, I) 
X (5,6,1) 
X (5,7, I) 
X (5,8, I) 
X (5,9,1) 
X (5,10, I) 
X (5,11, I) 
X (5,12,1) 
X (5,13,1) 
X (5,14,1) 
X (5,15,1) 
X (5,16,1) 
X (5,17,1) 
X (5,18,1) 
X (5,19, I) 
X (5,20,1) 
X (5,21, I) 
X (5,22,1) 
X (5,23,1) 
X (5,24,1) 
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Using the previous states, the state sequences rotation for the five-level SVM can be 
defined as: 
i. Region 1 
sector _ 
1= [X (1,1,1) -> X(2,1,1)---> 
= [X (1,1,2) --> X(2,1,2)---> 
= [X (1,1,3) ---> X (2,1,3) - 
= [X(], 1,4) ----> X (2,1,4) ---> 
sector _2= 
[X (1,1,1) --> 
_ [X (1,1,2) -> 
_ [X (1,1,3) --> 
= [X (1,1,4) --4 
sector _3= 
[X (1,1,1) --ý 
_ [X (1,1,2) -ý 
_ [X (1,1,3) --> 
_ [X (1,1,4) --ý 
sector _4= 
[X (1,1,1) --> 
_ [X (1,1,2) ---p 
_ [X (1,1,3) -ý 
_ [X (1,1,4) -f 
sector _5= 
[X (1,1,1) -> 
_ [X (1,1,2) -ý 
_ [X (1,1,3) -> 
_ [X (1,1,4) -ý 
sector _6= 
[X (1,1,1) - 
_ [X (1,1,2) -> 
_ [X (1,1,3) - 
_ [X (1,1,4) -> 
ii. Region 2 
sector _ 
1= [X (2,1,1) -ý 
_ [X (2,1,2) -ý 
_ [X (2,1,3) -p 
sector 2= [X (2,2,1) - 
_ [X (2,2,2) -* 
_ [X (2,2,3) - 
X (2,3,1) --> 
X (2,3,2) -ý 
X (2,3,3) -ý 
X (2,3,4) -ý 
X (2,3,1) --> 
X (2,3,2) -ý 
X (2,3,3) -ý 
X (2,3,4) --> 
X (2,5,1) -* 
X (2,5,2) -ý 
X (2,5,3) -ý 
X (2,5,4) - 
X (2,5,1) -a 
X (2,5,2) -> 
X (2,5,3) -* 
X (2,5,4) -ý 
X (2,1,1) -3 
X (2,1,2) -ý 
X (2,1,3) -9 
X (2,1,4) 
X (2,2,1) - 
X (2,2,2) --ý 
X (2,2,3) ---p 
X (2,2,4) -ý 
X (2,2,1) --ý 
X (2,2,2) -> 
X (2,2,3) --ý 
X (2,2,4) --ý 
X (2,4,1) -* 
X (2,4,2) -> 
X (2,4,3) - 
X (2,4,4) --3 
X (2,4,1) -> 
X (2,4,2) - 
X (2,4,3) ---ý 
X (2,4,4) -> 
X (2,6,1) -> 
X (2,6,2) -> 
X (2,6,3) - 
X (2,6,4) - 
X (2,6,1) --ý 
X (2,6,2) --ý 
X (2,6,3) -> 
X (2,6,4) - 
X (3,1,1) -> X (3,2,1) -> 
X (3,1,2) -ý X (3,2,2) -ý 
X (3,1,3) -ý X (3,2,3) --ý 
X (3,4,1) -ý 
X (3,4,2) - 
X (3,4,3) -* 
X (3,3,1) --ý 
X (3,3,2) -ý 
X (3,3,3) --ý 
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X (1,1,2)] 
X (1,1,3)] 
X (1,1,4)] 
X(1,1,5)] 
X (1,1,2)] 
X (1,1,3)] 
X (1,1,4)] 
X (1,1,5)] 
X (1,1,2)] 
X (1,1,3)] 
X (1,1,4)] 
X (1,1,5)] 
X (1,1,2)] 
X (1,1,3)] 
X (1,1,4)] 
X (1,1,5)] 
X (1,1,2)] 
X(1,1,3)] 
X (1,1,4)] 
X (1,1,5)] 
X (1,1,2)] 
X (1,1,3)] 
X (1,1,4)] 
X (1,1,5)] 
X (2,1,2)] 
X (2,1,3)] 
X (2,1,4)] 
X (2,2,2)] 
X (2,2,3)] 
X (2,2,4)] 
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sector 
_3= 
[X (2,3,1) - X(3,5,1)-> 
= [X (2,3,2) -> X (3,5,2) --ý 
= [X (2,3,3) -> X (3,5,3) --ý 
sector _4= 
[X (2,4,1) --ý X (3,8,1) -a 
= [X (2,4,2) -ý X (3,8,2) -ý 
= [X (2,4,3) --ý X (3,8,3) -> 
sector _5= 
[X (2,5,1) -> X (3,9,1) --ý 
_ [X (2,5,2) -> X (3,9,2) --ý 
_ [X (2,5,3) --ý X (3,9,3) -> 
sector _6= 
[X (2,6,1) - X (3,12,1) -ý 
_ [X (2,6,2) --ý X (3,12,2) - 
_ [X (2,6,3) -> X (3,12,3) -> 
iii. Region 3 
sector]= [X (2,1,1) -> 
_ [X (2,1,2) -> 
_ [X (2,1,3) - 
sector _2= 
[X (2,2,1) --ý 
= [X (2,2,2) - 
= [X (2,2,3) - 
secfor_3 = [X (2,3,1) -ý 
= [X (2,3,2) - 
= [X (2,3,3) - 
sector _4= 
[X (2,4,1) --ý 
= [X (2,4,2) - 
= [X (2,4,3) -p 
sector _5= 
[X (2,5,1) - 
= [X (2,5,2) -p 
= [X (2,5,3) -ý 
sector _6= 
[X (2,6,1) - 
= [X (2,6,2) 
= [X (2,6,3) -* 
X (2,2,1) -9 
X (2,2,2) -ý 
X (2,2,3) -ý 
X (3,4,1) -> 
X (3,4,2) -> 
X (3,4,3) -ý 
X (2,4,1) -> 
X (2,4,2) -ý 
X (2,4,3) -> 
X (3,8,1) --4 
X (3,8,2) - 
X (3,8,3) --ý 
X (2,6,1) -> 
X (2,6,2) -ý 
X (2,6,3) -> 
X (3,12,1) - 
X (3,12,2) -> 
X (3,12,3) -- 
X (3,6,1) -> 
X (3,6,2) -ý 
X (3,6,3) - 
X (3,7,1) -ý 
X (3,7,2) --* 
X (3,7,3) --ý 
X (3,10,1) -ý 
X (3,10,2) -> 
X (3,10,3) --* 
X (2,3,2)] 
X (2,3,3)] 
X (2,3,4)] 
X (2,4,2) ] 
X (2,4,3)] 
X (2,4,4)] 
X (2,5,2) ] 
X (2,5,3)] 
X (2,5,4)] 
X(3,1 Ij) -ý X(2,6,2)] 
X(3,11,2) --ý X(2,6,3)] 
X (3,11,3) -ý X (2,6,4)] 
X (3,2,1) -> 
X (3,2,2) -ý 
X (3,2,3) -ý 
X (2,3,2) -> 
X (2,3,3) -3 
X (2,3,4) -3 
X (3,6,2) -ý 
X (3,6,3) -* 
X (3,6,4) -> 
X (2,5,2) --ý 
X (2,5,3) -3 
X (2,5,4) -3 
X (3,10,2) - 
X (3,10,3) --ý 
X (3,10,4) -> 
X (2,1,2) -> 
X (2,1,3) -ý 
X(2,1,4) -ý 
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X (2,1,2)] 
X (2,1,3)] 
X(2,1,4)] 
X (2,2,2)] 
X (2,2,3)] 
X (2,2,4)] 
X (2,3,2)] 
X (2,3,3)] 
X (2,3,4)] 
X (2,4,2)] 
X (2,4,3)] 
X(2,4,4)] 
X (2,5,2)] 
X (2,5,3)] 
X (2,5,4)] 
X (2,6,2)] 
X (2,6,3)] 
X (2,6,4)] 
Appendix I: Numerical analysis example of state selection proof 
iv. Region 4 
sector _ 
1= [X (2,2,1) -X (3,2,1) - 
= [X (2,2,2) -X (3,2,2) -ý 
= [X (2,2,3) -ý X (3,2,3) - 
sector _2= 
[X (2,3,1) -ý 
= [X (2,3,2) - 
= [X (2,3,3) --ý 
sector _3= 
[X (2,4,1) - 
= [X (2,4,2) - 
= [X (2,4,3) -ý 
sector _4= 
[X (2,5,1) - 
= [X (2,5,2) - 
= [X (2,5,3) -> 
sector _5= 
[X (2,6,1) -> 
= [X (2,6,2) -> 
= [X (2,6,3) - 
sector _6= 
[X (2,1,1) -ý 
_ [X (2,1,2) -ý 
_ [X (2,1,3) ---> 
v. Region 5 
sec tor _ 
1= [X (3,1,1) 
_ [X (3,1,2) --> 
sector _2= 
[X (3,3,1) - 
_ [X (3,3,2) --ý 
sector_3=[X(3,5,1)-9 
= [X (3,5,2) --> 
sector _4= 
[X (3,7,1) -> 
= [X (3,7,2) -* 
X (3,5,1) -ý 
X (3,5,2) -ý 
X (3,5,3) - 
X (3,6,1) -ý 
X (3,6,2) --ý 
X (3,6,3) -ý 
X (3,9,1) -> 
X (3,9,2) -ý 
X (3,9,3) -> 
X (3,3,1) -* 
X (3,3,2) -> 
X X3,3,3) -> 
X (3,4,1) -ý 
X (3,4,2) - 
X (3,4,3) -> 
X (3,7,1) -ý 
X (3,7,2) --* 
X (3,7,3) -3 
X (3,8,1) -3 
X (3,8,2) - 
X (3,8,3) - 
X (2,2,2) ] 
X (2,2,3)] 
X (2,2,4)] 
X (2,3,2) ] 
X (2,3,3)] 
X (2,3,4)] 
X (2,4,2)] 
X (2,4,3)] 
X (2,4,4)] 
X (2,5,2)] 
X (2,5,3)] 
X (2,5,4)] 
X (3,1 1,1) -ý 
X (3,11,2) -> 
X (3,11,3) -ý 
X (3,10,1) -> 
X (3,10,2) -> 
X (3,10,3) -> 
X (3,1,1) - 
X (3,1,2) -> 
X (3,1,3) -* 
X (4,1,2) -ý 
X (4,5,1) -ý 
X (4,5,2) --ý 
X (4,7,1) -ý 
X (4,7,2) --> 
X (4,1 1,1) --ý 
X (4,11,2) --ý 
X (3,12,1) -4 
X (3,12,2) -ý 
X (3,12,3) -ý 
X (4,2,1) - 
X (4,2,2) -a 
X (4,4,1) -ý 
X (4,4,2) -> 
X (4,8,1) --> 
X (4,8,2) -> 
X (2,6,2)] 
X (2,6,3)] 
X (2,6,4)] 
X (2,1,2) ] 
X (2,1,3)] 
X (2,1,4) ] 
X (3,1,2)] 
X (3,1,3)] 
X (3,3,2)] 
X (3,3,3)] 
X (3,5,2)] 
X (3,5,3)] 
X (4,10,1) - 
X (4,10,2) - 
sector _5= 
[X (3,9,1) --> X(4,13,1)---> 
= [X (3,9,2) -* X (4,13,2) -> 
X (4,14,1) -3 
X (4,14,2) -> 
sector _6= 
[X (3,11,1) - X(4,17,1)--> X(4,16,1)---> 
= [X (3,11,2) -X (4,17,2) --> X (4,16,2) -> 
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vi. Region 6 
sector 
_ 
1= [X (3,1,1) -- > X(3,2,1)----> 
= [X (3,1,2) -ý X (3,2,2) -ý 
sector _2= 
[X (3,3,1) -> X (4,4,1) -* 
= [X (3,3,2) --> X (4,4,2) -* 
sector _3= 
[X (3,5,1) -ý X (3,6,1) -> 
= [X (3,5,2) --ý X (3,6,2) -ý 
X (4,17,1) -* 
X (4,17,2) -ý 
sector-4=[X(3,7,1)--> X(4,11,1)--> X(3,8,2)--> X(3,7,2)] 
= [X (3,7,2) -> X (4,11,2) --> X (3,8,3) --> X (3,7,3) ] 
sector _5= 
[X (3,9,1) --f X(3,10,1)---> 
= [X (3,9,2) --> X (3,10,2) --> 
sec tor 6 [X (3,11,1) 
_ [X (3,11,2) - 
vii. Region 7 
sector]= [X (3,2,1) -ý 
= [X (3,2,2) -ý 
sector _2= 
[X (3,4,1) -> 
= [X (3,4,2) -ý 
sector _3= 
[X (3,6,1) -> 
= [X (3,6,2) ---ý 
sector 4= [X (3,7,1) -ý 
= [X (3,7,2) - 
sector_5 = [X (3,10,1) -> 
= [X (3,10,2) -> 
sector _6= 
[X (3,12,1) -> 
= [X (3,12,2) -> 
viii. Region 8 
sector]= [X (3,2,1) -> 
= [X (3,2,2) - 
sec tor _2= 
[X (3,4,1) - 
= [X (3,4,2) -> 
X (4,2,1) - 
X (4,2,2) - 
X (4,6,1) -> 
X (4,6,2) -ý 
X (4,8,1) - 
X (4,8,2) -> 
X (4,12,1) -* 
X (4,12,2) - 
X (4,2,1) --> X (3,1,2)] 
X (4,2,2) --> X (3,1,3)] 
X (3,4,2) --ý 
X (3,4,3) - 
X (4,8,1) -ý 
X (4,8,2) -* 
X (3,3,2)] 
X (3,3,3)] 
X (3,5,2)] 
X (3,5,3)] 
X (4,14,1) --* X (3,9,2)] 
X (4,14,2) -ý X (3,9,3)] 
X (3,12,2) -p X (3,11,2)] 
X (3,12,3) -ý X (3,11,3) ] 
X (4,3,1) --> 
X (4,3,2) -> 
X (4,5,1) -ý 
X (4,5,2) - 
X (4,9,1) -> 
X (4,9,2) - 
X (3,2,2)] 
X (3,2,3)] 
X (3,4,2)] 
X (3,4,3)] 
X(3,6,2)] 
X (3,6,3)] 
X (4,11,1) -3 
X (4,11,2) -ý 
X (4,14,1) -ý 
X (4,14,2) --> 
X (4,18,1) -> 
X (4,18,2) -> 
X (3,3,1) --> 
X (3,3,2) - 
X (4,6,1) -* 
X(4,6,2) -ý 
X (4,15,1) -3 
X (4,15,2) --ý 
X (4,17,1) -> 
X (4,17,2) -> 
X (4,3,1) -> 
X (4,3,2) -> 
X (3,5,2) -ý 
X (3,5,3) - 
sec tor 3= [X (3,6,1) --ý X (3,7,1) -> X (4,9,1) -ý 
= [X (3,6,2) -ý X (3,7,2) -ý X (4,9,2) -ý 
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X (3,4,2)] 
X (3,4,3)] 
X(3,6,2)] 
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sector _4= 
[X (3,8,1) -* 
= [X (3,8,2) -ý 
sector _5= 
[X (3,10,1) - 
= [X (3,10,2) -ý 
sector 6= [X (3,12,1) - 
= [X (3,12,2) -* 
ix. Region 9 
X(4,12,1)--> X(3,9,2)--> X(3,8,2)] 
X (4,12,2) -> X (3,9,3) -> X (3,8,3) ] 
X (3,11,1) ---> X (4,15,1) --> X (3,10,2)] 
X (3,11,2) -> X (4,15,2) ---> X (3,10,3)] 
X (4,18,1) -> X (3,1,2) -> X (3,12,2) ] 
X (4,18,2) - X (3,1,3) -* X (3,12,3) ] 
sector _ 
1= [X (3,3,1) X (4,3,1) X (4,4,1) X (3,3,2)] 
_ [X (3,3,2) X (4,3,2) X (4,4,2) ---> X (3,3,3)] 
sector _2= 
[X (3,5,1) - X(4,7,1)---> X(4,6,2)---> X(3,5,2)] 
=[X(3,5,2)-> X(4,7,2)---> X(4,6,3)---> X(3,5,3)] 
sector -3 = 
[X (3,7,1) -* X(4,9,1)---> X(4,10,1)--> X(3,7,2)] 
=[X(3,7,2)--> X(4,9,2)--> X(4,10,2)--> X(3,7,3)] 
sector -4 = 
[X (3,9,1) -> X(4,13,1)-> X(4,12,2)-> X(3,9,2)] 
=[X(3,9,2)-> X(4,13,2)--> X(4,12,3)---> X(3,9,3)] 
sector-5=[X(3,11,1)--> X(4,15,1)---> X(4,16,1)--> X(3,11,2)] 
=[X(3,11,2)---> X(4,15,2)-> X(4,16,2)--> X(3,11,3)] 
sector _6= 
[X (3,1,1) -> X (4,1,1) --> X (4,18,2) - X (3,1,2)] 
=[X(3,1,2)-> X(4,1,2)---> X(4,18,3)--> X(3,1,3)] 
Summarizing the previous sequences in the table below and using numerical analysis, 
the general equations for state sequences in chapter five can be derived for the twelve 
variable (g I to g12) of the states matrix. 
Table i. 1. Numerical representation for the state sequences in the five-level SVM 
X(gl, g2, g3) X(g4, g5, g6) X(g7, g8, g9) X(g10, gll, g12) 
sector reg gl g2 g3 g4 g5 g6 g7 g8 g9 g10 gll g12 
Hexagon 1 
1 1 1 2 1 2 2 1 2 
2 1 1 CD 2 3 2 2 C 
1 2 CD 
3 1 1 ö 2 3 2 4 ö 1 2 
4 1 1 1 2 5 2 4 1 2 
5 1 1 2 5 2 6 1 2 
6 I 1 2 1 2 6 1 2 
Hexagon 2 
2 2 1 3 1 3 2 2 1 
1 3 2 1 2 2 3 2 2 1 
4 2 2 3 2 3 3 2 2 
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2 2 2 3 4 3 3 2 2 
2 3 2 2 3 4 2 3 2 2 
4 2 3 3 5 3 4 2 3 
2 2 3 3 5 On 3 6 2 3 
3 3 2 3 2 4 3 6 2 3 
4 2 4 3 6 3 7 2 4 
2 2 4 3 8 3 7 ö 2 4 
4 3 2 4 3 8 2 5 2 4 
4 2 5 3 9 3 8 N 2 5 
2 2 5 3 9 3 10 2 5 
5 3 2 5 2 6 3 10 2 5 
4 2 6 3 10 3 11 2 6 
2 2 6 3 12 3 11 2 6 
6 3 2 6 3 12 2 1 2 6 
4 2 1 3 1 3 12 2 2 
Hexagon 3 
5 3 1 4 1 4 2 3 1 
6 3 1 3 2 4 2 3 1 
1 7 3 2 4 2 4 3 3 2 
8 3 2 3 3 4 3 3 2 
9 3 3 4 3 4 4 3 3 
5 3 3 4 5 4 4 3 3 
6 3 3 4 5 3 4 3 3 
2 7 3 4 4 6 4 5 3 4 
8 3 4 4 6 3 5 3 4 
9 3 5 4 7 4 6 3 5 
5 3 5 4 7 4 8 3 5 
6 3 5 3 6 4 8 3 5 
3 7 3 6 4 8 4 9 3 6 
8 3 6 3 7 4 9 3 6 
9 3 7 9 4 10 UCD ý, 
3 7 
5 3 7 4 I1 4 10 3 7 
6 3 7 4 11 3 8 3 7 
4 7 3 8 4 12 4 11 3 8 
8 3 8 4 12 3 9 3 8 
9 3 9 4 13 4 12 3 9 
5 3 9 4 13 4 14 3 9 
6 3 9 3 10 4 14 3 9 
5 7 3 10 4 14 4 15 3 10 
8 3 10 3 11 4 15 3 10 
9 3 11 4 15 4 16 3 11 
5 3 11 4 17 4 16 3 11 
6 3 11 4 17 3 12 3 11 
6 7 3 12 4 18 4 17 3 12 
8 3 12 4 18 3 1 3 12 
9 3 1 4 1 4 8 3 1 
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multilevel inverter: a generalized approach for carrier based PWM technique', IEE, 
PEMD 2004 Conference. 
Abstract 
In this paper, a new method for conduction loss calculation of cascaded type multilevel 
inverter is proposed. This method can be applied to any carrier-based PWM technique 
and also can be used for conduction loss calculation of the simple two-level inverter. 
5] A. M. Massoud, S. J. Finney, and B. W. Williams, `Predictive Current Control of a 
Shunt Active Power Filter', IEEE, Conference PESC 2004 
Abstract 
In this paper, a predictive current control method for the shunt active power filter is 
proposed. The active filter output voltage is predicted using the supply current, not the 
active filter current. Harmonic current extraction is achieved using the capacitor voltage 
control technique. Space vector modulation (SVM) is used as a pulse width modulation 
technique. The method improves the current control tracking performance, minimizes 
the number of sensors, uses SVM to reduce the capacitor voltage consequently the 
switching loss, and reduces computational burden. The proposed method is validated by 
simulation and experimentally. 
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61 A. M. Massoud, S. J. Finney, and B. W. Williams, `Seven-Level Shunt Active Power 
Filter', IEEE, Conference ICHQP 2004 
Abstract 
In this paper, the seven-level cascaded type inverter is used as a shunt active power 
filter to exploit multilevel inverter advantages. The capacitor voltage control technique 
used as a harmonic current extraction method for the two-level inverter is extended to 
the seven-level shunt active power filter. A predictive current controller based on the 
supply current (not the active filter current) is applied. Phase-shifted space vector 
modulation for the multilevel inverter is used as a PWM technique. The proposed 
seven-level shunt active power filter is validated by simulation. 
7] A. M. Massoud, S. J. Finney, and B. W. Williams, `Practical Issues of Three-Phase 
Three-Wire Active Power Filters Voltage Source Inverter-Based for Medium Voltage 
Range', IEEE, Conference ICHQP 2004 
Abstract 
As huge the development in power electronics, active power filters for harmonic 
mitigation become a broad point of research. Still, the research of active filter 
application for medium voltage range is going through. This paper presents several 
practical issues of active power filters generally and for medium voltage range 
specifically. 
8] A. M. Massoud, S. J. Finney, and B. W. Williams, `Review of Harmonic Current 
Extraction Techniques for an Active Power Filter', IEEE, Conference ICHQP 2004 
Abstract 
As huge the development in power electronics, active power filters for harmonic 
mitigation become a broad point of research. Still, the research of active filter 
application for medium voltage range is going through. This paper presents several 
practical issues of active power filters generally and for medium voltage range 
specifically. 
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9] A. M. Massoud, S. J. Finney, and B. W. Williams, `High-bandwidth predictive 
current controlled, three-phase, five-level cascaded shunt active power filter, using 
phase-shifted space vector modulation', IEEE, Power Electronics Transactions 2004 
Abstract 
In this paper, the five-level cascaded inverter is used as a shunt active power filter, 
which exploits multilevel inverter advantages. The capacitor voltage control technique 
used previously as a harmonic current extraction method for the two-level inverter, is 
extended to the five-level shunt active power filter, with a technique proposed for 
balancing capacitor voltages. Predictive current control based on the supply current (not 
the active filter current) is applied. Phase-shifted space vector modulation is used for 
multilevel inverter PWM generation. The proposed five-level shunt active power filter 
is validated by simulation and practically. 
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10.4 Simulation of the five-level APF using PS-SVM 
10.4.1 Five-level shunt active power filter state-space model 
The five-level inverter used as a shunt active power filter is shown in figure (10.1), from 
which the three inverter output phase voltages are expressed as: 
2 (10.1) 
where x=a, b or c vx0 
(t) = V" (t)"[Sx(4i-. 3) - SX(4º-2) i=] 
where x denotes phases a, b, and c. The switching state is '1' for the on-state and `0' for 
the off-state. The switches in each leg are complementary. Vdcal (t), Vdca2(t), Vdcbl (t), 
Vdcb2(t), Vdccl(t), and vdcc2(t) are the instantaneous capacitor voltages of both cells in each 
phase. Assuming balanced supply voltages and equal interfacing inductances, the phase- 
to-neutral voltages are: 
Van (t) 2 
- Vbn(t) = 3' -1 
vc, l 
(t) -1 
-1 -1 vao(t) 
2 -1 vbO (t) 
-1 2 v0(t) 
(10.2) 
The three active filter currents can be expressed as: 
di (t) 
where x=a, b or c 
(10.3) 
Equation (10.3) shows three independent currents. In simulation, the three currents must 
be checked to sum to zero. Equation (10.3) cannot be used for either unbalanced supply 
voltages or unequal interfacing inductances. In equation (10.3), the resistances of the 
interfacing inductors are neglected. The six capacitors currents (as shown in figure 
(10.1)) can be expressed in terms of the filter currents if,, ijb, and if, as: 
idcxi (t) = 
[Sa(4i 
3) - Sa(4i-2) 
Ji 
fx (t) for i=1,2 
(10.4) 
The six capacitor voltages are: 
dvdCXi (t) (10.5) 
idCxi (t) - -Cxý ' dt 
Substituting equation (10.4) into equation (10.5) yields 
dvdcxi [Sx(4i-3) (10.6) 
- 
Cxi 
'- 
Sx(4i-2) 
I' 
fx 
(t) 
dt 
Equations (10.3) and (10.6) represent the state-space model in the following form 
" . 
7) 
X=A. X + BE 
(10 
where A, X, B, and U are defined as follows 
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Figure 9.10. Practical results: 
(a) the load current and spectrum (5A/div), (b) the supply current and spectrum for normal 
SVM (5A/div), (c) the supply current and spectrum for PS-SVM (5A/div), (d) the active filter 
current and spectrum for normal SVM (2.5A/div), (e) the active filter current and spectrum for 
PS-SVM (2.5A/div), (f) the capacitor voltages for normal SVM (100 V/div), (g) the capacitor 
voltages for PS-SVM (100 V/div), (h) the inverter output line voltage for normal SVM (400 
V/div), and (i) the inverter output line voltage for PS-SVM (400 V/div) 
Parts a and b of figure (9.11) show the capacitor voltage of phase `a' for normal SVM 
and PS-SVM respectively, due to a load resistance increase of 100% and then a 50% 
decrease. Parts c and d show the corresponding supply current of phase `a' for each 
modulation case. It is clear that the practical results agree with the simulation results. 
199 
Chapter- 9: Three-level Cascaded Shunt Active Power Filter 
are expected and large starting transients in the capacitor voltages and active filter 
currents may occur that in turn causes tripping of the protection devices. Decreasing ki 
increases the restoration time. As a rule of thumb, kj is chosen between 5 and 20 and kp 
= kI/100. In simulation and practice, kI and kp are 10 and 0.1 respectively. 
For a 50% load current reduction, with the effects shown in figure (9.5), parts a to f of 
figure (9.8) show the three performance factors as a function of capacitance and 
integrator coefficient (kI) for both normal three-level SVM and PS-SVM. It can be 
concluded that increasing both the integrator coefficient and the capacitance, decreases 
the maximum overshoot, while increasing the integrator term and decreasing the 
capacitance, decreases the restoration time. Voltage ripple is independent of integrator 
coefficient and decreases as capacitance increases. 
9.3 Practical results 
The two proposed algorithms are implemented using the DSP software (Code Composer 
see Appendix E). The DSP execution time is 38 µs for normal three-level SVM and is 
36 µs for PS-SVM. An inverter dead time of 640 ns is provided using the Xilinx project. 
Capacitor over-voltage protection is provided using Xilinx such that when one of the 
three capacitors is over charged, all 12 inverter switches are commutated. Figure (9.9) 
shows the flow chart procedure for the practical system. 
Figure (9.1Oa) shows the load current and its spectrum. Parts b and c of figure (9.10) 
show the supply current and its spectrum using normal SVM and PS-SVM respectively. 
Parts d and e show the active filter current and its spectrum for both modulation 
schemes. Parts f and g show the capacitor voltages in each modulation case while parts 
h and i show the line voltage and its spectrum for normal SVM and PS-SVM 
respectively. It is clear from the parts of figure (9.10) that the voltage harmonic 
spectrum in the case of PS-SVM appears at 24 kHz and its multiples, while it appears at 
12 kHz for normal SVM, which agrees with the simulation results. See appendices G. 1. 
and G. 2 for R-L and R-C loads. 
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7.6 Active Power Filters 
Active power filters are divided into AC and DC filters [7.16]. Active DC filters have 
been designed to compensate for current and/or voltage harmonics on the DC side of 
thyristor inverters for HVDC systems and on the DC link of a PWM rectifier/inverter 
for traction systems [7.17]-[7.21]. AC active filters, generally known as active filters 
(AFs), are also called active power line conditioners, instantaneous reactive power 
compensators, active power filters, and active power quality conditioners [7.22]. AFs 
are a mature technology for providing compensation for harmonics, reactive power, 
and/or neutral current in ac networks. AFs are also used to eliminate voltage harmonics, 
to regulate terminal voltage, to suppress voltage flicker, and to improve voltage balance 
in three-phase systems [7.22]. Active power filters, rather than passive filters, have 
better harmonic compensation characteristics for coping with impedance variation of the 
AC power line and the frequency variation of harmonic currents. A voltage source 
PWM inverter is usually used in active power filters (APF) and VAR compensators. A 
voltage source APF has a capacitor on the DC side with constant DC voltage whereas a 
current source APF has an inductor with constant DC current. Although the voltage 
source type is better with regards to losses and filter capacity to eliminate PWM carrier 
harmonics, the current source type is better with regards to dynamics of compensating 
current as well as reliability and protection [7.7]. Active filters have a few 
disadvantages [7.10] : 
  The initial and running costs, losses, and complexity of an active filter are 
much higher than that of a passive filter. 
  It is difficult to build an active filter with both a high power rating and a fast 
dynamic current response. 
Depending on the topology, the APF can be classified as series, shunt, or unified power 
quality conditioner which uses a combination of both. Combinations of active series and 
passive shunt filtering are known as hybrid filters [7.22]. 
The maximum harmonic order to be suppressed has no theoretical limit, and is 
determined by the switching pattern of the active filter. Injecting PWM current enables 
the harmonic components of orders not greater than the pulse number per half cycle, to 
be removed completely [7.23]. If harmonic components change in magnitude and 
frequency, active filters can continue to function without changing any components. 
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Figure 5.13. Line voltage for: 
(a) 2-level, (b) 3-level, (c) 5-level, (d) 7-level, (e) 9-level, and (f) 11-level inverters 
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distribution between the states can be determined, using numerical analysis, as a 
function of the parameters a, b, and h. 
TSVcos(9) 2b-1-h E 3a-b-2+2h E 
2b-h JE to 
2 22 
(5.18) 
TSV, sin(e) _ (h -1)E cos 6 (b - a)E cos 
6 hE cos t, 
IT 
6 
TS 111 t2 
Solving these equations to find times to, t1, and t2 gives 
to (b -a-h )E cos(7r) 
(3b-3a - 3h +22 TV,, cos (9) 
62Er, E cos -6 
(5.19) 
t, E cos '-zE (h - b)E2 cos 
71 T V, 
n sin 
(9) 66 
(a-b+h-1)Ecos 6 3a-3b2+3h-1 E rZ Ezcos t, 
7r), 
6 TS 
where 
A= E2 cos 
6( 2a - 2b + 2h -1) 
(5.20) 
r, =ah+h2 -h+ab-b2 (5.21) 
rZ =b2 -ab-b+2a-ah+2h-1-h2 (5.22) 
Let 
q=a-b+h (5.23) 
Then substituting equation (5.23) into equations (5.19) to (5.22), reduces the time 
equations to: 
to -2ma(m-1)gcos(6 
t, _ 2ma(m-1)cos 
6 
2ma(m-1yq-1)cos t' 6 
) 
(11) 
where 
m,, (m-1X2-3q) 2q(h+b)-2h T cos(O) 
-ma(m-1) 2(q-a) Tssin(0) 
(5.24) 
ma(m-1X3q-1) -2q(h+b-2)+2b-2 
A, =2(2q-1) (5.25) 
To reduce DSP execution time, tl and t2 are calculated from equation (5.24) while to is 
calculated from 
to =TS -t, -t2 (5.26) 
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three groups of 8 buffered digital signals can be switched to either input or output. 
Breadboard space is provided for constructing signal conditioning and interface circuits. 
Figure 4.5. The analogue expansion daughter board (AED 106) used with the 
TMS320C6701 
Each of the four A/D converters can sample up to 4 single-ended or 2 differential 
channels simultaneously, with 12-bit resolution and 1.25 MS/s on each channel. Single 
channels can be sampled up to 6 MS/s. The bias voltage of the A/D is 2.5 V. 
The configuration also includes voltage reference, digital buffers, amplifiers, regulators, 
programmable logic interface, and 90 pins on UO connectors for off-board connections. 
The AED-106 comes with a demonstration logic program and software for the DSP. 
Preprocessing of the A/D samples and control of the converters with the Field 
Programmable Gate Array (FPGA) significantly reduces the load on the DSP, making 
more computation possible with a single C6701 DSP. The FPGA is a Xilinx VirtexTM 
XCV50-4 with 57,906 logic gates (2034 flip-flops, 57K RAM bits). 
Digital I/O and External Synchronization: 
" 24 - Buffered TTL Input/Outputs up to 100 MHz 
" Switchable to input or output in groups of 8. 
4.1.3 Anti-aliasing filters 
The Nyquist theorem states that any signal can be reconstructed if it is sampled at 
greater than twice the frequency of the highest frequency component of that signal. All 
frequency components of a sampled signal greater than or equal to one half the 
sampling frequency will be folded back into the band between DC and half the 
sampling frequency. This means that all signals, including noise, need to be low pass 
filtered before they are sampled. This filter is called an anti-aliasing filter [4.10]. 
For designing an anti-aliasing filter, there are some parameters which define it [4.10], 
sampling frequency, highest frequency of interest, and desired signal to noise ratio. The 
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